OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [at91/] [eb40a/] [current/] [include/] [hal_platform_ints.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_PLATFORM_INTS_H
2
#define CYGONCE_HAL_PLATFORM_INTS_H
3
//==========================================================================
4
//
5
//      hal_platform_ints.h
6
//
7
//      HAL Interrupt and clock assignments for AT91/EB40
8
//
9
//==========================================================================
10
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
11
// -------------------------------------------                              
12
// This file is part of eCos, the Embedded Configurable Operating System.   
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under    
16
// the terms of the GNU General Public License as published by the Free     
17
// Software Foundation; either version 2 or (at your option) any later      
18
// version.                                                                 
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT      
21
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
23
// for more details.                                                        
24
//
25
// You should have received a copy of the GNU General Public License        
26
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
27
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
28
//
29
// As a special exception, if other files instantiate templates or use      
30
// macros or inline functions from this file, or you compile this file      
31
// and link it with other works to produce a work based on this file,       
32
// this file does not by itself cause the resulting work to be covered by   
33
// the GNU General Public License. However the source code for this file    
34
// must still be made available in accordance with section (3) of the GNU   
35
// General Public License v2.                                               
36
//
37
// This exception does not invalidate any other reasons why a work based    
38
// on this file might be covered by the GNU General Public License.         
39
// -------------------------------------------                              
40
// ####ECOSGPLCOPYRIGHTEND####                                              
41
//==========================================================================
42
//#####DESCRIPTIONBEGIN####
43
//
44
// Author(s):    gthomas
45
// Contributors: gthomas
46
// Date:         2001-07-12
47
// Purpose:      Define Interrupt support
48
// Description:  The interrupt specifics for the AT91/EB40 board/platform are
49
//               defined here.
50
//              
51
// Usage:        #include <cyg/hal/hal_platform_ints.h>
52
//               ...
53
//              
54
//
55
//####DESCRIPTIONEND####
56
//
57
//==========================================================================
58
 
59
#define CYGNUM_HAL_INTERRUPT_USART0            2
60
#define CYGNUM_HAL_INTERRUPT_USART1            3
61
#define CYGNUM_HAL_INTERRUPT_TIMER0            4
62
#define CYGNUM_HAL_INTERRUPT_TIMER1            5
63
#define CYGNUM_HAL_INTERRUPT_TIMER2            6
64
#define CYGNUM_HAL_INTERRUPT_WATCHDOG          7
65
#define CYGNUM_HAL_INTERRUPT_PIO               8
66
#define CYGNUM_HAL_INTERRUPT_EXT0              16
67
#define CYGNUM_HAL_INTERRUPT_EXT1              17
68
#define CYGNUM_HAL_INTERRUPT_EXT2              18
69
 
70
#ifdef CYGHWR_HAL_ARM_AT91_FIQ
71
#define CYGNUM_HAL_ISR_MIN                     0
72
#else
73
#define CYGNUM_HAL_ISR_MIN                     2
74
#endif
75
 
76
#define CYGNUM_HAL_ISR_MAX                     18
77
// Note: extra slots (0,1) to avoid messing with vector translation
78
#define CYGNUM_HAL_ISR_COUNT                   (CYGNUM_HAL_ISR_MAX + 1)
79
 
80
// The vector used by the Real time clock
81
#define CYGNUM_HAL_INTERRUPT_RTC               CYGNUM_HAL_INTERRUPT_TIMER0
82
 
83
 
84
//----------------------------------------------------------------------------
85
// Reset.
86
__externC void hal_at91_reset_cpu(void);
87
#define HAL_PLATFORM_RESET() hal_at91_reset_cpu()
88
 
89
#define HAL_PLATFORM_RESET_ENTRY 0x01010000
90
 
91
#endif // CYGONCE_HAL_PLATFORM_INTS_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.