OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [at91/] [jtst/] [current/] [include/] [hal_platform_ints.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_PLATFORM_INTS_H
2
#define CYGONCE_HAL_PLATFORM_INTS_H
3
//==========================================================================
4
//
5
//      hal_platform_ints.h
6
//
7
//      HAL Interrupt and clock assignments for JTST
8
//
9
//==========================================================================
10
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
11
// -------------------------------------------                              
12
// This file is part of eCos, the Embedded Configurable Operating System.   
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under    
16
// the terms of the GNU General Public License as published by the Free     
17
// Software Foundation; either version 2 or (at your option) any later      
18
// version.                                                                 
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT      
21
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
23
// for more details.                                                        
24
//
25
// You should have received a copy of the GNU General Public License        
26
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
27
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
28
//
29
// As a special exception, if other files instantiate templates or use      
30
// macros or inline functions from this file, or you compile this file      
31
// and link it with other works to produce a work based on this file,       
32
// this file does not by itself cause the resulting work to be covered by   
33
// the GNU General Public License. However the source code for this file    
34
// must still be made available in accordance with section (3) of the GNU   
35
// General Public License v2.                                               
36
//
37
// This exception does not invalidate any other reasons why a work based    
38
// on this file might be covered by the GNU General Public License.         
39
// -------------------------------------------                              
40
// ####ECOSGPLCOPYRIGHTEND####                                              
41
//==========================================================================
42
//#####DESCRIPTIONBEGIN####
43
//
44
// Author(s):    amichelotti
45
// Contributors: gthomas
46
// Date:         2001-07-12
47
// Purpose:      Define Interrupt support
48
// Description:  The interrupt specifics for the JTST board/platform are
49
//               defined here.
50
//
51
// Usage:        #include <cyg/hal/hal_platform_ints.h>
52
//               ...
53
//
54
//
55
//####DESCRIPTIONEND####
56
//
57
//==========================================================================
58
 
59
// JTST MAGICHLT is the AIC FIQ that's connected to the halt signal of
60
// the magic DSP
61
#define CYGNUM_HAL_INTERRUPT_MAGICHLT 0
62
 
63
#define CYGNUM_HAL_INTERRUPT_TIMER0   1
64
#define CYGNUM_HAL_INTERRUPT_TIMER1   2
65
#define CYGNUM_HAL_INTERRUPT_TIMER2   3
66
#define CYGNUM_HAL_INTERRUPT_USART0   4
67
#define CYGNUM_HAL_INTERRUPT_USART1   5
68
#define CYGNUM_HAL_INTERRUPT_SPI0     6
69
#define CYGNUM_HAL_INTERRUPT_SPI1     7
70
#define CYGNUM_HAL_INTERRUPT_SIRQ0    8
71
#define CYGNUM_HAL_INTERRUPT_SIRQ1    9
72
#define CYGNUM_HAL_INTERRUPT_SIRQ2    10
73
#define CYGNUM_HAL_INTERRUPT_SIRQ3    11
74
#define CYGNUM_HAL_INTERRUPT_SIRQ4    12
75
#define CYGNUM_HAL_INTERRUPT_SIRQ5    13
76
//exception signal from DSP
77
#define CYGNUM_HAL_INTERRUPT_MAGICEX  15
78
#define CYGNUM_HAL_INTERRUPT_WATCHDOG 16
79
#define CYGNUM_HAL_INTERRUPT_PIO      17
80
#define CYGNUM_HAL_INTERRUPT_EXT4     24
81
//change mode signal system/run and run/system from DSP
82
//I/O operation are allowed only in system mode 
83
#define CYGNUM_HAL_INTERRUPT_MAGICMOD 25
84
#define CYGNUM_HAL_INTERRUPT_EXT5     26
85
// endTX from DSP dma
86
#define CYGNUM_HAL_INTERRUPT_ENDTXRX  27
87
#define CYGNUM_HAL_INTERRUPT_EXT0     28
88
#define CYGNUM_HAL_INTERRUPT_EXT1     29
89
#define CYGNUM_HAL_INTERRUPT_EXT2     30
90
#define CYGNUM_HAL_INTERRUPT_EXT3     31
91
 
92
#define CYGNUM_HAL_ISR_MIN 0
93
#define CYGNUM_HAL_ISR_MAX 31
94
#define CYGNUM_HAL_ISR_COUNT                  (CYGNUM_HAL_ISR_MAX + 1)
95
 
96
// The vector used by the Real time clock
97
#define CYGNUM_HAL_INTERRUPT_RTC               CYGNUM_HAL_INTERRUPT_TIMER0
98
 
99
 
100
//----------------------------------------------------------------------------
101
// Reset.
102
__externC void hal_at91_reset_cpu(void);
103
#define HAL_PLATFORM_RESET() hal_at91_reset_cpu()
104
 
105
#define HAL_PLATFORM_RESET_ENTRY 0x01010000
106
 
107
#endif // CYGONCE_HAL_PLATFORM_INTS_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.