OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [at91/] [jtst/] [current/] [include/] [pkgconf/] [mlt_arm_at91_jtst_ram.mlt] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
version 0
2
region sram 0 8000 0 !On-chip SRAM
3
region ram 500000 40000 0 !
4
section fixed_vectors 0 1 0 1 1 0 1 0 20 20 !
5
section rom_vectors 0 1 0 1 1 1 1 1 501000 501000 text text !
6
section text 0 4 0 1 0 1 0 1 fini fini !
7
section fini 0 4 0 1 0 1 0 1 rodata rodata !
8
section rodata 0 4 0 1 0 1 0 1 rodata1 rodata1 !
9
section rodata1 0 4 0 1 0 1 0 1 fixup fixup !
10
section fixup 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
11
section gcc_except_table 0 4 0 1 0 1 0 1 data data !
12
section data 0 4 0 1 0 1 0 1 bss bss !
13
section bss 0 4 0 1 0 1 0 1 heap1 heap1 !
14
section heap1 0 8 0 0 0 0 0 0 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.