OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [at91/] [var/] [current/] [include/] [var_arch.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_VAR_ARCH_H
2
#define CYGONCE_HAL_VAR_ARCH_H
3
//=============================================================================
4
//
5
//      var_arch.h
6
//
7
//      AT91 variant architecture overrides
8
//
9
//=============================================================================
10
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
11
// -------------------------------------------                              
12
// This file is part of eCos, the Embedded Configurable Operating System.   
13
// Copyright (C) 2003 Free Software Foundation, Inc.                        
14
//
15
// eCos is free software; you can redistribute it and/or modify it under    
16
// the terms of the GNU General Public License as published by the Free     
17
// Software Foundation; either version 2 or (at your option) any later      
18
// version.                                                                 
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT      
21
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
23
// for more details.                                                        
24
//
25
// You should have received a copy of the GNU General Public License        
26
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
27
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
28
//
29
// As a special exception, if other files instantiate templates or use      
30
// macros or inline functions from this file, or you compile this file      
31
// and link it with other works to produce a work based on this file,       
32
// this file does not by itself cause the resulting work to be covered by   
33
// the GNU General Public License. However the source code for this file    
34
// must still be made available in accordance with section (3) of the GNU   
35
// General Public License v2.                                               
36
//
37
// This exception does not invalidate any other reasons why a work based    
38
// on this file might be covered by the GNU General Public License.         
39
// -------------------------------------------                              
40
// ####ECOSGPLCOPYRIGHTEND####                                              
41
//=============================================================================
42
//#####DESCRIPTIONBEGIN####
43
//
44
// Author(s):    jlarmour
45
// Contributors: Daniel Neri
46
// Date:         2003-06-24
47
// Purpose:      AT91 variant architecture overrides
48
// Description: 
49
// Usage:        #include <cyg/hal/hal_arch.h>
50
//
51
//####DESCRIPTIONEND####
52
//
53
//=============================================================================
54
 
55
#include <pkgconf/hal.h>
56
#include <cyg/hal/hal_io.h>
57
 
58
//--------------------------------------------------------------------------
59
// Idle thread code.
60
// This macro is called in the idle thread loop, and gives the HAL the
61
// chance to insert code. Typical idle thread behaviour might be to halt the
62
// processor. These implementations halt the system core clock.
63
 
64
#ifndef HAL_IDLE_THREAD_ACTION
65
 
66
 
67
#if defined(CYGHWR_HAL_ARM_AT91_R40807) || \
68
    defined(CYGHWR_HAL_ARM_AT91_R40008)
69
 
70
#define HAL_IDLE_THREAD_ACTION(_count_)                       \
71
CYG_MACRO_START                                               \
72
    HAL_WRITE_UINT32(AT91_PS+AT91_PS_CR, AT91_PS_CR_CPU);     \
73
CYG_MACRO_END
74
 
75
#elif defined(CYGHWR_HAL_ARM_AT91_M42800A) || \
76
      defined(CYGHWR_HAL_ARM_AT91_M55800A) || \
77
      defined(CYGHWR_HAL_ARM_AT91SAM7)
78
 
79
#define HAL_IDLE_THREAD_ACTION(_count_)                       \
80
CYG_MACRO_START                                               \
81
    HAL_WRITE_UINT32(AT91_PMC+AT91_PMC_SCDR, 1);              \
82
CYG_MACRO_END
83
 
84
#elif defined(CYGHWR_HAL_ARM_AT91_JTST) 
85
// No idle action for the JTST
86
#else
87
#error Unknown AT91 variant
88
 
89
#endif
90
 
91
#endif
92
 
93
//-----------------------------------------------------------------------------
94
// end of var_arch.h
95
#endif // CYGONCE_HAL_VAR_ARCH_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.