OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [ebsa285/] [current/] [cdl/] [hal_arm_ebsa285.cdl] - Blame information for rev 838

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_ebsa285.cdl
4
#
5
#      Intel SA110/285 (EBSA285) HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      jskov
43
# Original data:  hmt
44
# Contributors:
45
# Date:           1999-08-12
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
cdl_package CYGPKG_HAL_ARM_EBSA285 {
51
    display       "Intel EBSA285 StrongARM evaluation boards"
52
    parent        CYGPKG_HAL_ARM
53
    define_header hal_arm_ebsa285.h
54
    include_dir   cyg/hal
55
    hardware
56
    description   "
57
        The EBSA285 HAL package provides the support needed to run
58
        eCos on a Intel EBSA285 StrongARM eval board."
59
 
60
    compile hal_diag.c ebsa285_misc.c mem285.S
61
 
62
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
63
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
64
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
65
    implements    CYGINT_HAL_ARM_MEM_REAL_REGION_TOP
66
    implements    CYGINT_HAL_ARM_ARCH_STRONGARM
67
 
68
    define_proc {
69
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
70
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
71
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"StrongARM 110\""
72
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"EBSA-285\""
73
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\""
74
        puts $::cdl_header "#define HAL_ARCH_PROGRAM_NEW_STACK ebsa285_program_new_stack"
75
 
76
        puts $::cdl_header "#define CYGPRI_KERNEL_TESTS_DHRYSTONE_PASSES 1000000"
77
    }
78
 
79
    cdl_component CYG_HAL_STARTUP {
80
        display       "Startup type"
81
        flavor        data
82
        default_value {"RAM"}
83
        legal_values  {"RAM" "ROM" "ROMRAM"}
84
        no_define
85
        define -file system.h CYG_HAL_STARTUP
86
        description   "
87
           When targetting the EBSA285 eval board it is possible to build
88
           the system for either RAM bootstrap or ROM bootstrap(s). Select
89
           'ram' when building programs to load into RAM using onboard
90
           debug software such as Angel or eCos GDB stubs.  Select 'rom'
91
           when building a stand-alone application which will be put
92
           into ROM. Using ROMRAM will allow the program to exist in
93
           ROM, but be copied to RAM during startup."
94
    }
95
 
96
   cdl_option CYGHWR_HAL_ARM_EBSA285_PCI_MEM_MAP_BASE {
97
       display            "Base of memory accessible via PCI space"
98
       flavor             data
99
       legal_values       {     0x200000 0x300000 0x400000 0x500000
100
                                0x600000 0x700000 0x800000 0x900000
101
                                0xa00000 0xb00000 0xc00000 0xd00000
102
                                0xe00000 0xf00000
103
                          }
104
       default_value      0x00f00000
105
       active_if          CYGPKG_IO_PCI
106
       description "
107
           This option determines the base of the EBSA memory which
108
           can be accessed via the PCI bus. The default is to allow
109
           access to the upper 1MB of a 16MB system.
110
           NB: We advise *against* changing this option.
111
           The value MUST match the base address of the section
112
           'pci_window' in the Memory Layout Tool else this memory area
113
           will be consumed by the malloc heap.
114
           This error condition can only be detected at runtime in
115
           current versions of the configuration tools.
116
           CLI users can edit include/pkgconf/mlt_arm_ebsa285_*.h
117
           and include/pkgconf/mlt_arm_ebsa285_*.ldi to achieve the
118
           same effects as moving that region in the MLT."
119
   }
120
 
121
   cdl_option CYGHWR_HAL_ARM_EBSA285_PCI_MEM_MAP_SIZE {
122
       display            "Size of memory accessible via PCI space"
123
       flavor             data
124
       legal_values       {     0x100000 0x200000 0x300000 0x400000
125
                                0x500000 0x600000 0x700000 0x800000
126
                          }
127
       default_value      0x00100000
128
       active_if          CYGPKG_IO_PCI
129
       description "
130
           This option determines the size of the EBSA memory which
131
           can be accessed via the PCI bus. The default is to allow
132
           access to the upper 1MB of a 16MB system.
133
           NB: We advise *against* changing this option.
134
           The value MUST match the size of the section 'pci_window' in the
135
           Memory Layout Tool else this memory area will be consumed by the
136
           malloc heap.
137
           Further caveats in the PCI base option."
138
   }
139
 
140
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
141
        display      "Default console channel."
142
        flavor       data
143
        calculated   0
144
    }
145
 
146
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
147
        display      "Number of communication channels on the board"
148
        flavor       data
149
        calculated   1
150
    }
151
 
152
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
153
        display          "Debug serial port"
154
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
155
        flavor data
156
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
157
        default_value    0
158
        description      "
159
            The EBSA285 board has only one serial port. This option
160
            chooses which port will be used to connect to a host
161
            running GDB."
162
     }
163
 
164
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
165
         display          "Diagnostic serial port"
166
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
167
         flavor data
168
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
169
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
170
         description      "
171
            The EBSA285 board has only one serial port.  This option
172
            chooses which port will be used for diagnostic output."
173
     }
174
 
175
    # Real-time clock/counter specifics
176
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
177
        display       "Real-time clock constants"
178
        flavor        none
179
 
180
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
181
            display       "Real-time clock numerator"
182
            flavor        data
183
            default_value 1000000000
184
        }
185
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
186
            display       "Real-time clock denominator"
187
            flavor        data
188
            default_value 100
189
        }
190
        cdl_option CYGNUM_HAL_RTC_PERIOD {
191
            display       "Real-time clock period"
192
            flavor        data
193
            default_value 36800        ;# Timer3 clock is 3.68MHz
194
        }
195
    }
196
 
197
    cdl_component CYGBLD_GLOBAL_OPTIONS {
198
        display "Global build options"
199
        flavor  none
200
        description   "
201
            Global build options including control over
202
            compiler flags, linker flags and choice of toolchain."
203
 
204
 
205
        parent  CYGPKG_NONE
206
 
207
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
208
            display "Global command prefix"
209
            flavor  data
210
            no_define
211
            default_value { "arm-elf" }
212
            description "
213
                This option specifies the command prefix used when
214
                invoking the build tools."
215
        }
216
 
217
        cdl_option CYGBLD_GLOBAL_CFLAGS {
218
            display "Global compiler flags"
219
            flavor  data
220
            no_define
221
            default_value { CYGBLD_GLOBAL_WARNFLAGS . CYGBLD_ARCH_CFLAGS .
222
                            "-mcpu=strongarm -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions " }
223
            description   "
224
                This option controls the global compiler flags which are used to
225
                compile all packages by default. Individual packages may define
226
                options which override these global flags."
227
        }
228
 
229
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
230
            display "Global linker flags"
231
            flavor  data
232
            no_define
233
            default_value { CYGBLD_ARCH_LDFLAGS . "-mcpu=strongarm -Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
234
            description   "
235
                This option controls the global linker flags. Individual
236
                packages may define options which override these global flags."
237
        }
238
 
239
        cdl_option CYGBLD_BUILD_GDB_STUBS {
240
            display "Build GDB stub ROM image"
241
            default_value 0
242
            requires { CYG_HAL_STARTUP == "ROM" }
243
            requires CYGSEM_HAL_ROM_MONITOR
244
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
245
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
246
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
247
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
248
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
249
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
250
            no_define
251
            description "
252
                This option enables the building of the GDB stubs for the
253
                board. The common HAL controls takes care of most of the
254
                build process, but the final conversion from ELF image to
255
                binary data is handled by the platform CDL, allowing
256
                relocation of the data if necessary."
257
 
258
            make -priority 320 {
259
                /bin/gdb_module.bin : /bin/gdb_module.img
260
                $(OBJCOPY) -O binary $< $@
261
            }
262
        }
263
    }
264
 
265
    cdl_component CYGPKG_HAL_ARM_EBSA285_OPTIONS {
266
        display "StrongARM EBSA285 build options"
267
        flavor  none
268
        description   "
269
            Package specific build options including control over
270
            compiler flags used only in building this package,
271
            and details of which tests are built."
272
 
273
 
274
        cdl_option CYGPKG_HAL_ARM_EBSA285_CFLAGS_ADD {
275
            display "Additional compiler flags"
276
            flavor  data
277
            no_define
278
            default_value { "" }
279
            description   "
280
                This option modifies the set of compiler flags for
281
                building the StrongARM EBSA285 HAL. These flags are used in addition
282
                to the set of global flags."
283
        }
284
 
285
        cdl_option CYGPKG_HAL_ARM_EBSA285_CFLAGS_REMOVE {
286
            display "Suppressed compiler flags"
287
            flavor  data
288
            no_define
289
            default_value { "" }
290
            description   "
291
                This option modifies the set of compiler flags for
292
                building the StrongARM EBSA285 HAL. These flags are removed from
293
                the set of global flags if present."
294
        }
295
 
296
        cdl_option CYGPKG_HAL_ARM_EBSA285_TESTS {
297
            display "StrongARM EBSA285 tests"
298
            flavor  data
299
            no_define
300
            calculated { "tests/sdram0" }
301
            description   "
302
                This option specifies the set of tests for the StrongARM EBSA285 HAL."
303
        }
304
    }
305
 
306
    cdl_component CYGHWR_MEMORY_LAYOUT {
307
        display "Memory layout"
308
        flavor data
309
        no_define
310
        calculated { (CYG_HAL_STARTUP == "RAM")    ? "arm_ebsa285_ram" :
311
                     (CYG_HAL_STARTUP == "ROMRAM") ? "arm_ebsa285_romram" :
312
                                                     "arm_ebsa285_rom" }
313
 
314
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
315
            display "Memory layout linker script fragment"
316
            flavor data
317
            no_define
318
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
319
            calculated { (CYG_HAL_STARTUP == "RAM") ?    "" :
320
                         (CYG_HAL_STARTUP == "ROMRAM") ? "" :
321
                                                         "" }
322
        }
323
 
324
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
325
            display "Memory layout header file"
326
            flavor data
327
            no_define
328
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
329
            calculated { (CYG_HAL_STARTUP == "RAM")    ? "" :
330
                         (CYG_HAL_STARTUP == "ROMRAM") ? "" :
331
                                                         "" }
332
        }
333
    }
334
 
335
    cdl_option CYGSEM_HAL_ROM_MONITOR {
336
        display       "Behave as a ROM monitor"
337
        flavor        bool
338
        default_value 0
339
        parent        CYGPKG_HAL_ROM_MONITOR
340
        requires      { CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "ROMRAM" }
341
        description   "
342
            Enable this option if this program is to be used as a ROM monitor,
343
            i.e. applications will be loaded into RAM on the board, and this
344
            ROM monitor may process exceptions or interrupts generated from the
345
            application. This enables features such as utilizing a separate
346
            interrupt stack when exceptions are generated."
347
    }
348
 
349
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
350
         display       "Work with a ROM monitor"
351
         flavor        booldata
352
         legal_values  { "Generic" "GDB_stubs" }
353
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
354
         parent        CYGPKG_HAL_ROM_MONITOR
355
         requires      { CYG_HAL_STARTUP == "RAM" }
356
         description   "
357
             Support can be enabled for different varieties of ROM monitor.
358
             This support changes various eCos semantics such as the encoding
359
             of diagnostic output, or the overriding of hardware interrupt
360
             vectors.
361
             Firstly there is \"Generic\" support which prevents the HAL
362
             from overriding the hardware vectors that it does not use, to
363
             instead allow an installed ROM monitor to handle them. This is
364
             the most basic support which is likely to be common to most
365
             implementations of ROM monitor.
366
             \"GDB_stubs\" provides support when GDB stubs are included in
367
             the ROM monitor or boot ROM."
368
     }
369
 
370
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
371
        display       "Redboot HAL options"
372
        flavor        none
373
        no_define
374
        parent        CYGPKG_REDBOOT
375
        active_if     CYGPKG_REDBOOT
376
        description   "
377
            This option lists the target's requirements for a valid Redboot
378
            configuration."
379
 
380
        cdl_option CYGBLD_BUILD_REDBOOT_BIN {
381
            display       "Build Redboot ROM binary image"
382
            active_if     CYGBLD_BUILD_REDBOOT
383
            default_value 1
384
            no_define
385
            description "This option enables the conversion of the Redboot ELF
386
                         image to a binary image suitable for ROM programming."
387
 
388
            make -priority 325 {
389
                /bin/redboot.bin : /bin/redboot.elf
390
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
391
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
392
                $(OBJCOPY) -O binary $< $@
393
            }
394
        }
395
    }
396
 
397
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.