OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [lpc2xxx/] [phycore229x/] [current/] [include/] [pkgconf/] [mlt_arm_lpc2xxx_phycore229x_ram.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef __ASSEMBLER__
2
#include <cyg/infra/cyg_type.h>
3
#include <stddef.h>
4
 
5
#endif
6
 
7
#define CYGMEM_REGION_sram (0x40000000)
8
#define CYGMEM_REGION_sram_SIZE (0x00004000)
9
#define CYGMEM_REGION_sram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
10
 
11
#define CYGMEM_REGION_ram (0x81000000)
12
#define CYGMEM_REGION_ram_SIZE (0x00100000)
13
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
14
 
15
#ifndef __ASSEMBLER__
16
extern char CYG_LABEL_NAME (__heap1) [];
17
#endif
18
 
19
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
20
#define CYGMEM_SECTION_heap1_SIZE (0x81100000 - (size_t) CYG_LABEL_NAME (__heap1))
21
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.