OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [lpc2xxx/] [phycore229x/] [current/] [include/] [pkgconf/] [mlt_arm_lpc2xxx_phycore229x_ram.ldi] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#include 
2
#include 
3
 
4
MEMORY
5
{
6
    sram : ORIGIN = 0x40000000, LENGTH = 0x4000
7
    ram  : ORIGIN = 0x81000000, LENGTH = CYGHWR_HAL_ARM_PHYCORE229X_SRAM_SIZE
8
}
9
 
10
SECTIONS
11
{
12
    SECTIONS_BEGIN
13
    SECTION_fixed_vectors (sram, 0x40000400, LMA_EQ_VMA)
14
    SECTION_rom_vectors (ram, 0x81010000, LMA_EQ_VMA)
15
    SECTION_text (ram, ALIGN (0x4), LMA_EQ_VMA)
16
    SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)
17
    SECTION_rodata (ram, ALIGN (0x4), LMA_EQ_VMA)
18
    SECTION_rodata1 (ram, ALIGN (0x4), LMA_EQ_VMA)
19
    SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)
20
    SECTION_gcc_except_table (ram, ALIGN (0x4), LMA_EQ_VMA)
21
    SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)
22
    SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)
23
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
24
    SECTIONS_END
25
}
26
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.