OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [sa11x0/] [nano/] [current/] [ChangeLog] - Blame information for rev 791

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2009-01-31  Bart Veer 
2
 
3
        * cdl/hal_arm_sa11x0_nano.cdl: update compiler flags for
4
          recent gcc
5
 
6
2003-09-21  Gary Thomas  
7
 
8
        * misc/redboot_POST.ecm:
9
        * misc/redboot_RAM.ecm:  Adjust for changes in RedBoot
10
        template - DNS now must be enabled manually.
11
 
12
2003-02-13  Patrick Doyle  
13
        * src/nano_misc.c: Replaced explicit prototype of memset with
14
        #include .
15
 
16
2002-08-12  Mark Salter  
17
 
18
        * misc/redboot_POST.ecm: Remove CYGSEM_REDBOOT_ARM_LINUX_BOOT.
19
        * misc/redboot_RAM.ecm: Ditto.
20
 
21
2002-05-14  Jesper Skov  
22
 
23
        * src/nano_misc.c: Fixed warning.
24
 
25
2002-05-07  Gary Thomas  
26
 
27
        * cdl/hal_arm_sa11x0_nano.cdl:
28
        Standardize CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT usage.
29
 
30
2002-03-06  Jesper Skov  
31
 
32
        * misc/redboot_RAM.ecm: Updated. Added zlib.
33
        * misc/redboot_ROM.ecm: Same.
34
 
35
2002-01-30  Jonathan Larmour  
36
 
37
        * include/nano.h (HAL_PCI_DO_CONFIG_ACCESS): If requesting vendor
38
        config, check it isn't 0 or 256 which would be bogus - instead
39
        this indicates the device is absent, e.g. the second eth controller
40
        that is found on the commEngine, but not on the nanoEngine.
41
 
42
2002-01-28  Jesper Skov  
43
 
44
        * include/plf_io.h: Added.
45
 
46
        * cdl/hal_arm_sa11x0_nano.cdl: Remove explicit plf_io.h
47
        declaration.
48
 
49
2001-05-02  Hugo Tyson  
50
 
51
        * src/nano_misc.c (hal_mmu_init): Set up PCI memory in the new
52
        location, where it will not already be mapped by the default
53
        layout.  This requires "stealing" RAM from the linear layout.
54
        It's done this way so that a RAM app will work OK atop an
55
        old-style RedBoot with the old PCI window area set up.
56
        (hal_arm_mem_real_region_top): Better comments, and a safety
57
        check; do not repeat the test for boundary movement.
58
 
59
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.ldi:
60
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.h:
61
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.mlt:
62
        * include/pkgconf/mlt_arm_sa11x0_nano_post.ldi:
63
        * include/pkgconf/mlt_arm_sa11x0_nano_post.h:
64
        * include/pkgconf/mlt_arm_sa11x0_nano_post.mlt:
65
        Add "fixed" region to contain PCI window at 0xfa00000 (250Mb),
66
        well away from normal memory.  Adjust ram region size to 15Mb - a
67
        smaller possible memory installation, with the 1Mb default PCI
68
        window removed.
69
 
70
2001-04-27  Jonathan Larmour  
71
 
72
        * cdl/hal_arm_sa11x0_nano.cdl: Remove redundant -Wl,-N from link flags
73
 
74
2001-04-12  Hugo Tyson  
75
 
76
        * src/nano_misc.c (hal_arm_mem_real_region_top): Also report
77
        variants on the CYGMEM_SECTION_heap1 as described by default.
78
        This is ugly, but necessary, else the heap tries to use memory
79
        that is not installed.  Oh, for a proper MLT!
80
 
81
2001-04-02  Hugo Tyson  
82
 
83
        * misc/readme.txt: Update the readme to reflect more info about
84
        using the nano target.
85
 
86
2001-03-29  Hugo Tyson  
87
 
88
        * src/nano_misc.c (hal_mmu_init): Find the real physical address
89
        for mapping the uncacheable, unbufferable PCI window - it might be
90
        various places depending on what SDRAMs are installed.
91
 
92
2001-03-14  Hugo Tyson  
93
 
94
        * include/nano.h (HAL_PCI_INIT): Disconnect the two ethernet
95
        devices from the PCI bus during init so that we can re-scan during
96
        startup regardless of what happened before - such as
97
        network-enabled RedBoot doing the same setup already.
98
 
99
        * misc/redboot_POST.ecm:
100
        * misc/redboot_RAM.ecm:
101
        Enable package CYGPKG_IO_ETH_DRIVERS so that RedBoot is network
102
        capable.  Disable CYGPKG_DEVS_ETH_ARM_NANO_ETH1 so that it uses
103
        only the first ether device.  Tidy some comments and whitespace.
104
 
105
2001-03-08  Jesper Skov  
106
 
107
        * cdl/hal_arm_sa11x0_nano.cdl:  Removed
108
        CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT_GUARANTEED which is now the
109
        default.
110
 
111
2001-03-01  Hugo Tyson  
112
 
113
        * include/pkgconf/mlt_arm_sa11x0_nano_post.h:
114
        * include/pkgconf/mlt_arm_sa11x0_nano_post.ldi:
115
        * include/pkgconf/mlt_arm_sa11x0_nano_post.mlt:
116
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.h:
117
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.ldi:
118
        * include/pkgconf/mlt_arm_sa11x0_nano_ram.mlt:
119
        Add MLT definition of PCI window.
120
        I chose 0x1e00000 ie. megabyte 30 because I believe
121
        megabyte 31 is used by RedBoot for buffers or stacks.
122
 
123
        * include/nano.h: Take external MLT definition of PCI window for
124
        defining BASE, SIZE symbols.  Set the interrupts on GPIO0 and
125
        GPIO1 to be falling-edge in HAL_PCI_INIT().  Don't define any of
126
        this unless CYGPKG_IO_PCI and not assembler.
127
 
128
        * src/nano_misc.c (hal_mmu_init): Take external MLT definition of
129
        PCI window.  Also define and initialize an int holding the real
130
        address of the PCI window, if CYGPKG_IO_PCI.
131
 
132
2001-02-28  Hugo Tyson  
133
 
134
        * include/plf_mmap.h (HAL_VIRT_TO_PHYS_ADDRESS): [et al] Use
135
        variant HAL routines which scan the true memory map installed.
136
        This is necessary for dealing with eg. PCI window - also future
137
        similar targets with different physical memory arrangements,
138
 
139
        * src/nano_misc.c (plf_hardware_init): Perform MMU initialization
140
        even in RAM startup - so that different configurations of
141
        ROM(RedBoot) and RAM app can work together.
142
        (hal_mmu_init): Perform partial initialization when in RAM startup
143
        - so that ROM settings can be overridden eg. for PCI non-cacheable
144
        memory windows and the like.  [Incomplete initial version.]
145
 
146
        * include/nano.h (HAL_PCI_INIT): Implement this and all its mates,
147
        ie. a PCI device driver for the nanoBridge and *very specifically*
148
        its two attached i82559s only - it's by no means general, because
149
        it's not a proper implementation of a PCI bridge.
150
 
151
2001-02-22  Hugo Tyson  
152
 
153
        * misc/redboot_POSTecm:
154
        * misc/redboot_RAM.ecm: add configuration of the Flash Image
155
        System initialization in RedBoot.
156
 
157
2001-02-20  Hugo Tyson  
158
 
159
        * cdl/hal_arm_sa11x0_nano.cdl: New CDL describing serial
160
        ports - CYGHWR_HAL_ARM_SA11X0_UART1,3.
161
 
162
        * cdl/hal_arm_sa11x0_nano.cdl: Also changed the default baud rates
163
        to 38400, having realized that the other port works just fine too.
164
        So you can put your serial line on the non-BSE port for normal
165
        work and not be hassled by out-of-time characters over reset.
166
 
167
2001-02-15  Hugo Tyson  
168
 
169
        * misc/redboot_POST.ecm:
170
        * misc/redboot_RAM.ecm:
171
        Add CYGPKG_IO_FLASH for RedBoot builds now that flash driver
172
        exists.   CYGPKG_DEVS_FLASH_NANO + CYGPKG_DEVS_FLASH_STRATA
173
 
174
2001-02-14  Hugo Tyson  
175
 
176
        * include/hal_platform_setup.h: Clean up debug and cache hacks to
177
        get it limping along.  Import proper value (as read from system
178
        regs) to SDRAM controller setup - in case true ROM startup is ever
179
        used.
180
 
181
        * src/nano_misc.c (hal_arm_mem_real_region_top): Add.  Support
182
        hal_dram_size.
183
        (hal_mmu_init): Add a SDRAM sizer like others we have.  Just in
184
        case.  Deals with 32Mb sized parts also.
185
 
186
        * cdl/hal_arm_sa11x0_nano.cdl: implements
187
        CYGINT_HAL_ARM_MEM_REAL_REGION_TOP
188
 
189
2001-02-14  Hugo Tyson  
190
 
191
        * hal/arm/sa11x0/nano: New package, based on Assabet
192
        HAL.  This is the nanoEngine from Bright Star Engineering; an
193
        SA1110 CPU + 2x i82559 ethernets.
194
 
195
//===========================================================================
196
// ####GPLCOPYRIGHTBEGIN####
197
// -------------------------------------------
198
// This file is part of eCos, the Embedded Configurable Operating System.
199
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
200
//
201
// This program is free software; you can redistribute it and/or modify
202
// it under the terms of the GNU General Public License as published by
203
// the Free Software Foundation; either version 2 or (at your option) any
204
// later version.
205
//
206
// This program is distributed in the hope that it will be useful, but
207
// WITHOUT ANY WARRANTY; without even the implied warranty of
208
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
209
// General Public License for more details.
210
//
211
// You should have received a copy of the GNU General Public License
212
// along with this program; if not, write to the
213
// Free Software Foundation, Inc., 51 Franklin Street,
214
// Fifth Floor, Boston, MA  02110-1301, USA.
215
// -------------------------------------------
216
// ####GPLCOPYRIGHTEND####
217
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.