OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [grg/] [current/] [src/] [grg_misc.c] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//==========================================================================
2
//
3
//      grg_misc.c
4
//
5
//      HAL misc board support code for Intel XScale GRG
6
//
7
//==========================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//==========================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):    msalter
43
// Contributors: msalter
44
// Date:         2003-02-05
45
// Purpose:      HAL board support
46
// Description:  Implementations of HAL board interfaces
47
//
48
//####DESCRIPTIONEND####
49
//
50
//========================================================================*/
51
 
52
#include <pkgconf/hal.h>
53
#include <pkgconf/system.h>
54
#include CYGBLD_HAL_PLATFORM_H
55
 
56
#include <cyg/infra/cyg_type.h>     // base types
57
#include <cyg/infra/cyg_trac.h>     // tracing macros
58
#include <cyg/infra/cyg_ass.h>      // assertion macros
59
 
60
#include <cyg/hal/hal_io.h>         // IO macros
61
#include <cyg/hal/hal_arch.h>       // Register state info
62
#include <cyg/hal/hal_diag.h>
63
#include <cyg/hal/hal_intr.h>       // Interrupt names
64
#include <cyg/hal/hal_cache.h>
65
#include <cyg/hal/hal_ixp425.h>     // Hardware definitions
66
#include <cyg/hal/grg.h>            // Platform specifics
67
 
68
#include <cyg/infra/diag.h>             // diag_printf
69
 
70
//
71
// Platform specific initialization
72
//
73
 
74
void
75
plf_hardware_init(void)
76
{
77
    // POWER_FAIL IRQ
78
    HAL_GPIO_OUTPUT_DISABLE(GPIO_PWR_FAIL_IRQ_N);
79
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_PWR_FAIL, 1, 0);
80
 
81
    // DSL IRQ
82
    HAL_GPIO_OUTPUT_DISABLE(GPIO_DSL_IRQ_N);
83
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_DSL, 1, 0);
84
 
85
    // SLIC_A IRQ
86
    HAL_GPIO_OUTPUT_DISABLE(GPIO_SLIC_A_IRQ_N);
87
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_SLIC_A, 1, 0);
88
 
89
    // SLIC_B IRQ
90
    HAL_GPIO_OUTPUT_DISABLE(GPIO_SLIC_B_IRQ_N);
91
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_SLIC_B, 1, 0);
92
 
93
    // DSP IRQ
94
    HAL_GPIO_OUTPUT_DISABLE(GPIO_DSP_IRQ_N);
95
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_DSP, 1, 0);
96
 
97
    // IDE IRQ
98
    HAL_GPIO_OUTPUT_DISABLE(GPIO_IDE_IRQ_N);
99
    HAL_INTERRUPT_CONFIGURE(CYGNUM_HAL_INTERRUPT_IDE, 1, 0);
100
 
101
    // IO RESET_N  (DSP/SLICs)
102
    HAL_GPIO_OUTPUT_SET(GPIO_IO_RESET_N);
103
    HAL_GPIO_OUTPUT_ENABLE(GPIO_IO_RESET_N);
104
 
105
    // SPI_CS1_N
106
    HAL_GPIO_OUTPUT_SET(GPIO_SPI_CS1_N);
107
    HAL_GPIO_OUTPUT_ENABLE(GPIO_SPI_CS1_N);   // Eth PHY
108
 
109
    // SPI_CS0_N
110
    HAL_GPIO_OUTPUT_SET(GPIO_SPI_CS0_N);
111
    HAL_GPIO_OUTPUT_ENABLE(GPIO_SPI_CS0_N);   // SLICs
112
 
113
    // SPI_SCK
114
    HAL_GPIO_OUTPUT_CLEAR(GPIO_SPI_SCK);
115
    HAL_GPIO_OUTPUT_ENABLE(GPIO_SPI_SCK);
116
 
117
    // SPI_SDI
118
    HAL_GPIO_OUTPUT_CLEAR(GPIO_SPI_SDI);
119
    HAL_GPIO_OUTPUT_ENABLE(GPIO_SPI_SDI);
120
 
121
    // SPI_SDI
122
    HAL_GPIO_OUTPUT_DISABLE(GPIO_SPI_SDI);
123
 
124
#ifdef CYGPKG_IO_PCI
125
    extern void hal_plf_pci_init(void);
126
    hal_plf_pci_init();
127
#endif
128
}
129
 
130
// ------------------------------------------------------------------------
131
// EOF grg_misc.c

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.