| 1 |
786 |
skrzyp |
#ifndef CYGONCE_HAL_PLATFORM_INTS_H
|
| 2 |
|
|
#define CYGONCE_HAL_PLATFORM_INTS_H
|
| 3 |
|
|
//==========================================================================
|
| 4 |
|
|
//
|
| 5 |
|
|
// hal_platform_ints.h
|
| 6 |
|
|
//
|
| 7 |
|
|
// HAL Interrupt and clock support
|
| 8 |
|
|
//
|
| 9 |
|
|
//==========================================================================
|
| 10 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 11 |
|
|
// -------------------------------------------
|
| 12 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 13 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
| 14 |
|
|
//
|
| 15 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 16 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 17 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 18 |
|
|
// version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 21 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License
|
| 26 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 30 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 31 |
|
|
// and link it with other works to produce a work based on this file,
|
| 32 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 33 |
|
|
// the GNU General Public License. However the source code for this file
|
| 34 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 35 |
|
|
// General Public License v2.
|
| 36 |
|
|
//
|
| 37 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 38 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 39 |
|
|
// -------------------------------------------
|
| 40 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 41 |
|
|
//==========================================================================
|
| 42 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 43 |
|
|
//
|
| 44 |
|
|
// Author(s): msalter
|
| 45 |
|
|
// Contributors:
|
| 46 |
|
|
// Date: 2000-10-10
|
| 47 |
|
|
// Purpose: Define Interrupt support
|
| 48 |
|
|
// Description: The interrupt details for the IQ80310 are defined here.
|
| 49 |
|
|
// Usage:
|
| 50 |
|
|
// #include <cyg/hal/hal_platform_ints.h>
|
| 51 |
|
|
// ...
|
| 52 |
|
|
//
|
| 53 |
|
|
//
|
| 54 |
|
|
//####DESCRIPTIONEND####
|
| 55 |
|
|
//
|
| 56 |
|
|
//==========================================================================
|
| 57 |
|
|
|
| 58 |
|
|
#define CYGNUM_HAL_INTERRUPT_TIMER 27 // external timer
|
| 59 |
|
|
#define CYGNUM_HAL_INTERRUPT_ETHERNET 28 // onboard enet
|
| 60 |
|
|
#define CYGNUM_HAL_INTERRUPT_SERIAL_A 29 // 16x50 uart A
|
| 61 |
|
|
#define CYGNUM_HAL_INTERRUPT_SERIAL_B 30 // 16x50 uart B
|
| 62 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTD 31 // secondary PCI INTD
|
| 63 |
|
|
// The hardware doesn't (yet?) provide masking or status for these
|
| 64 |
|
|
// even though they can trigger cpu interrupts. ISRs will need to
|
| 65 |
|
|
// poll the device to see if the device actually triggered the
|
| 66 |
|
|
// interrupt.
|
| 67 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTC 32 // secondary PCI INTC
|
| 68 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTB 33 // secondary PCI INTB
|
| 69 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCI_S_INTA 34 // secondary PCI INTA
|
| 70 |
|
|
|
| 71 |
|
|
// The vector used by the Real time clock
|
| 72 |
|
|
#define CYGNUM_HAL_INTERRUPT_RTC CYGNUM_HAL_INTERRUPT_TIMER
|
| 73 |
|
|
//#define CYGNUM_HAL_INTERRUPT_RTC CYGNUM_HAL_INTERRUPT_PMU_CCNT_OVFL
|
| 74 |
|
|
|
| 75 |
|
|
#endif // CYGONCE_HAL_PLATFORM_INTS_H
|
| 76 |
|
|
|
| 77 |
|
|
// EOF hal_platform_ints.h
|
