OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [ixp425/] [current/] [cdl/] [hal_arm_xscale_ixp425.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_xscale_ixp425.cdl
4
#
5
#      Intel XScale architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002, 2009 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      msalter
43
# Original data:  msalter
44
# Contributors:
45
# Date:           2002-12-06
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
cdl_package CYGPKG_HAL_ARM_XSCALE_IXP425 {
51
    display       "Intel XScale IXP425 Network Processor"
52
    parent        CYGPKG_HAL_ARM_XSCALE_CORE
53
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
54
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
55
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
56
    implements    CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT
57
    hardware
58
    include_dir   cyg/hal
59
    define_header hal_arm_xscale_ixp425.h
60
    description   "
61
        This HAL variant package provides generic support
62
        for the Intel IXP425 network processors. It is also
63
        necessary to select a specific target platform HAL
64
        package."
65
 
66
    # Let the architectural HAL see this variant's interrupts file
67
    define_proc {
68
        puts $::cdl_header \
69
       "#define CYGBLD_HAL_VAR_INTS_H "
70
        puts $::cdl_header \
71
       "#define CYGBLD_HAL_VAR_H "
72
 
73
        puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
74
    }
75
 
76
    compile       ixp425_misc.c ixp425_pci.c ixp425_diag.c
77
 
78
    cdl_option CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK {
79
        display       "Processor clock rate"
80
        flavor        data
81
        default_value { CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT ?
82
                        CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT : 533333}
83
        description   "
84
           The XScale processor can run at various frequencies.
85
           These values are expressed in KHz."
86
    }
87
 
88
    cdl_option CYGHWR_HAL_IXP425_PCI_NP_WORKAROUND {
89
        display "Enable IXP425 PCI NP read problem workaround"
90
        flavor bool
91
        default_value 0
92
    }
93
 
94
    # Real-time clock/counter specifics
95
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
96
        display       "Real-time clock constants"
97
        flavor        none
98
        no_define
99
 
100
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
101
            display       "Real-time clock numerator"
102
            flavor        data
103
            default_value 1000000000
104
        }
105
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
106
            display       "Real-time clock denominator"
107
            flavor        data
108
            default_value 100
109
            description   "
110
              This option selects the heartbeat rate for the real-time clock.
111
              The rate is specified in ticks per second.  Change this value
112
              with caution - too high and your system will become saturated
113
              just handling clock interrupts, too low and some operations
114
              such as thread scheduling may become sluggish."
115
        }
116
        cdl_option CYGNUM_HAL_RTC_PERIOD {
117
            display       "Real-time clock period"
118
            flavor        data
119
            default_value 1000000/CYGNUM_HAL_RTC_DENOMINATOR
120
            description   "
121
              This value gives the RTC period in microseconds. It is
122
              translated into the actual clock period value in the clock
123
              init and read functions."
124
        }
125
    }
126
 
127
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
128
        display      "Default console channel."
129
        flavor       data
130
        legal_values 0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
131
        calculated   0
132
    }
133
 
134
    cdl_option CYGNUM_HAL_ARM_IXP425_SERIAL_CHANNELS {
135
        display      "Number of IXP425 serial ports used on the board"
136
        flavor       data
137
        calculated   { (CYGSEM_HAL_IXP425_PLF_USES_UART1 && CYGSEM_HAL_IXP425_PLF_USES_UART2) ? 2 : \
138
                       (CYGSEM_HAL_IXP425_PLF_USES_UART1 || CYGSEM_HAL_IXP425_PLF_USES_UART2) ? 1 : \
139
 
140
    }
141
 
142
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
143
        display      "Number of communication channels on the board"
144
        flavor       data
145
        calculated   { CYGNUM_HAL_ARM_IXP425_SERIAL_CHANNELS + \
146
                       CYGNUM_HAL_IXP425_PLF_SERIAL_CHANNELS }
147
    }
148
 
149
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
150
        display          "Debug serial port"
151
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
152
        flavor data
153
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
154
        default_value    0
155
        description      "
156
            This option chooses which port will be used to connect to a host
157
            running GDB."
158
     }
159
 
160
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
161
         display          "Diagnostic serial port"
162
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
163
         flavor data
164
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
165
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
166
         description      "
167
            IXP425 boards may use two or more serial ports.  This option
168
            chooses which port will be used for diagnostic output."
169
     }
170
 
171
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
172
        display       "Diagnostic serial port baud rate"
173
        flavor        data
174
        legal_values  9600 19200 38400 57600 115200
175
        default_value 115200
176
        description   "
177
            This option selects the baud rate used for the diagnostic port.
178
            Note: this should match the value chosen for the GDB port if the
179
            diagnostic and GDB port are the same."
180
    }
181
 
182
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
183
        display       "Debug serial port baud rate"
184
        flavor        data
185
        legal_values  9600 19200 38400 57600 115200
186
        default_value 115200
187
        description   "
188
            This option selects the baud rate used for the GDB port."
189
    }
190
 
191
    cdl_component CYGPKG_REDBOOT_XSCALE_OPTIONS {
192
        display       "Redboot for XScale options"
193
        flavor        none
194
        no_define
195
        parent        CYGPKG_REDBOOT
196
        active_if     CYGPKG_REDBOOT
197
        description   "
198
            This option lists the target's requirements for a valid Redboot
199
            configuration."
200
        compile -library=libextras.a ixp425_redboot.c
201
 
202
        # RedBoot details
203
        requires { !CYGPKG_REDBOOT_BUILD_WITH_EXEC || CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT != 0 }
204
        define_proc {
205
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0x00001f00"
206
            puts $::cdl_header "#define HAL_FLASH_READ(a,b,c,d) hal_flash_read((a),(b),(c),(d))"
207
            puts $::cdl_header "#define HAL_FLASH_PROGRAM(a,b,c,d) hal_flash_program((a),(b),(c),(d))"
208
        }
209
    }
210
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.