OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [current/] [include/] [mpc50.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_ARM_XSCALE_MPC50_H
2
#define CYGONCE_HAL_ARM_XSCALE_MPC50_H
3
//==========================================================================
4
//
5
//      mpc50.h
6
//
7
//      Platform specific support (register layout, etc)
8
//
9
//==========================================================================
10
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
11
// -------------------------------------------                              
12
// This file is part of eCos, the Embedded Configurable Operating System.   
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under    
16
// the terms of the GNU General Public License as published by the Free     
17
// Software Foundation; either version 2 or (at your option) any later      
18
// version.                                                                 
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT      
21
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
23
// for more details.                                                        
24
//
25
// You should have received a copy of the GNU General Public License        
26
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
27
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
28
//
29
// As a special exception, if other files instantiate templates or use      
30
// macros or inline functions from this file, or you compile this file      
31
// and link it with other works to produce a work based on this file,       
32
// this file does not by itself cause the resulting work to be covered by   
33
// the GNU General Public License. However the source code for this file    
34
// must still be made available in accordance with section (3) of the GNU   
35
// General Public License v2.                                               
36
//
37
// This exception does not invalidate any other reasons why a work based    
38
// on this file might be covered by the GNU General Public License.         
39
// -------------------------------------------                              
40
// ####ECOSGPLCOPYRIGHTEND####                                              
41
//==========================================================================
42
//#####DESCRIPTIONBEGIN####
43
//
44
// Author(s):    <knud.woehler@microplex.de>
45
// Date:         2003-01-06
46
//
47
//####DESCRIPTIONEND####
48
//
49
//==========================================================================
50
 
51
// FPGA
52
// Config
53
#define MPC50_FPGA_DATA_CLOCK           0x00000004
54
#define MPC50_FPGA_DATA                 0x00000008
55
#define MPC50_FPGA_CONFIG               0x00000010
56
#define MPC50_FPGA_STATUS               0x00000020
57
#define MPC50_FPGA_CONFIG_DONE  0x00000040
58
// Use
59
#define MPC50_FPGA_IRQ0                 CYGNUM_HAL_INTERRUPT_GPIO0
60
#define MPC50_FPGA_IRQ1                 CYGNUM_HAL_INTERRUPT_GPIO1
61
 
62
#define MPC_FPGA_IRQ                    MPC50_FPGA_IRQ0
63
#define MPC_FPGA_BASE                   ((unsigned char *)0x60000000)
64
 
65
// Ethernet
66
#define MPC50_ETH_IOBASE                0x68000000
67
#define MPC50_ETH_IRQ                   CYGNUM_HAL_INTERRUPT_GPIO7
68
#define MPC50_ETH_RESET                 0x00008000
69
 
70
// Flash
71
#define MPC50_FLASH_BASE                0x50000000
72
 
73
// Button
74
#ifndef __ASSEMBLER__
75
#define MPC50_BUTTON_PRESSED            ((*PXA2X0_GPLR1 & 0x00000002)==0)
76
#endif
77
 
78
// static values (offsets)
79
#define MPC50_VAL_MAGIC                 (('5'<<24)+('C'<<16)+('P'<<8)+'M')
80
#define MPC50_VAL_OFFS_CCCR             4
81
#define MPC50_VAL_OFFS_MDREFR           8
82
#define MPC50_VAL_OFFS_MDCNFG           12
83
 
84
#ifndef __ASSEMBLER__
85
void mpc50_program_new_stack(void *func);
86
void mpc50_user_hardware_init(void);
87
#endif
88
 
89
 
90
 
91
 
92
#endif //CYGONCE_HAL_ARM_XSCALE_MPC50_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.