URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [current/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_ram.h] - Blame information for rev 786

Details | Compare with Previous | View Log


#ifndef __ASSEMBLER__
#include <cyg/infra/cyg_type.h>
#include <stddef.h>
 
#endif
#define CYGMEM_REGION_ram                       (0x00000000)
#define CYGMEM_REGION_ram_SIZE          (0x2000000)
#define CYGMEM_REGION_ram_ATTR          (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
#ifndef __ASSEMBLER__
extern char CYG_LABEL_NAME                      (__heap1) [];
#endif
#define CYGMEM_SECTION_heap1            (CYG_LABEL_NAME (__heap1))
#define CYGMEM_SECTION_heap1_SIZE       (0x2000000 - (size_t) CYG_LABEL_NAME (__heap1))
 

Line No.	Rev	Author	Line
1	786	skrzyp	`#ifndef __ASSEMBLER__`
2			`#include <cyg/infra/cyg_type.h>`
3			`#include <stddef.h>`
4
5			`#endif`
6			`#define CYGMEM_REGION_ram (0x00000000)`
7			`#define CYGMEM_REGION_ram_SIZE (0x2000000)`
8			`#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R \| CYGMEM_REGION_ATTR_W)`
9			`#ifndef __ASSEMBLER__`
10			`extern char CYG_LABEL_NAME (__heap1) [];`
11			`#endif`
12			`#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))`
13			`#define CYGMEM_SECTION_heap1_SIZE (0x2000000 - (size_t) CYG_LABEL_NAME (__heap1))`
14

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [current/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_ram.h] - Blame information for rev 786