OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [current/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_rom.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef __ASSEMBLER__
2
#include <cyg/infra/cyg_type.h>
3
#include <stddef.h>
4
#endif
5
 
6
#define CYGMEM_REGION_ram                       (0x00000000)
7
#define CYGMEM_REGION_ram_SIZE          (0x2000000)
8
#define CYGMEM_REGION_ram_ATTR          (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
9
#define CYGMEM_REGION_rom                       (0x50000000)
10
#define CYGMEM_REGION_rom_SIZE          (0x20000)
11
#define CYGMEM_REGION_rom_ATTR          (CYGMEM_REGION_ATTR_R)
12
#ifndef __ASSEMBLER__
13
extern char CYG_LABEL_NAME                      (__heap1) [];
14
#endif
15
#define CYGMEM_SECTION_heap1            (CYG_LABEL_NAME (__heap1))
16
#define CYGMEM_SECTION_heap1_SIZE       (0x2000000 - (size_t) CYG_LABEL_NAME (__heap1))
17
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.