OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [picasso/] [current/] [include/] [plx.h] - Blame information for rev 838

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_PLX_H
2
#define CYGONCE_PLX_H
3
 
4
//=============================================================================
5
//
6
//      plx.h
7
//
8
//      Description of PCI Local Bus (PLX) resources
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//=============================================================================
43
 
44
#define LOCALBUS_CONFIG_OFFSET  0x0
45
#define LOCALBUS_OFFSET         0x100
46
 
47
#ifndef _DEFINE_VARS
48
#define __global externC
49
#else
50
#define __global
51
#endif
52
__global cyg_uint32 _plx_config_addr;
53
__global cyg_uint32 _plx_localbus_addr;
54
#undef __global
55
 
56
#define plx_config_readl(a) (*(volatile cyg_uint32 *)(_plx_config_addr + (a)))
57
#define plx_config_writel(v,a)  (*(volatile cyg_uint32 *)(_plx_config_addr + (a)))=(v)
58
 
59
#define localbus_readb(a) (*(volatile cyg_uint8 *)(_plx_localbus_addr + (a)))
60
#define localbus_readw(a) (*(volatile cyg_uint16 *)(_plx_localbus_addr + (a)))
61
#define localbus_readl(a) (*(volatile cyg_uint32 *)(_plx_localbus_addr + (a)))
62
#define localbus_writeb(v,a) (*(volatile cyg_uint8 *)(_plx_localbus_addr + (a)))=(v)
63
#define localbus_writew(v,a) (*(volatile cyg_uint16 *)(_plx_localbus_addr + (a)))=(v)
64
#define localbus_writel(v,a) (*(volatile cyg_uint32 *)(_plx_localbus_addr + (a)))=(v)
65
 
66
#define display_readb(a) (*(volatile cyg_uint8 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))
67
#define display_readw(a) (*(volatile cyg_uint16 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))
68
#define display_readl(a) (*(volatile cyg_uint32 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))
69
#define display_writeb(v,a) (*(volatile cyg_uint8 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))=(v)
70
#define display_writew(v,a) (*(volatile cyg_uint16 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))=(v)
71
#define display_writel(v,a) (*(volatile cyg_uint32 *)(PCI_MEM_BASE2 + DISPLAY_MEM_BASE + (a)))=(v)
72
 
73
 
74
#define LOCALBUS_IRQ_MASK 0x4010
75
#define LOCALBUS_IRQ_STATUS 0x4014
76
 
77
#define FDC37C672_CONFIG 0xfc0
78
#define FDC37C672_INDEX  0xfc0
79
#define FDC37C672_DATA   0xfc4
80
 
81
#define ASCII_DISPLAY_BASE 0x4020
82
 
83
#define ADV471_PIXEL_READ_MASK    0x14
84
 
85
#endif // CYGONCE_PLX_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.