OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [prpmc1100/] [current/] [include/] [hal_platform_extras.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_PLATFORM_EXTRAS_H
2
#define CYGONCE_HAL_PLATFORM_EXTRAS_H
3
 
4
/*=============================================================================
5
//
6
//      hal_platform_extras.h
7
//
8
//      Platform specific MMU table.
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later
19
// version.
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
24
// for more details.
25
//
26
// You should have received a copy of the GNU General Public License
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
29
//
30
// As a special exception, if other files instantiate templates or use
31
// macros or inline functions from this file, or you compile this file
32
// and link it with other works to produce a work based on this file,
33
// this file does not by itself cause the resulting work to be covered by
34
// the GNU General Public License. However the source code for this file
35
// must still be made available in accordance with section (3) of the GNU
36
// General Public License v2.
37
//
38
// This exception does not invalidate any other reasons why a work based
39
// on this file might be covered by the GNU General Public License.
40
// -------------------------------------------
41
// ####ECOSGPLCOPYRIGHTEND####
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    msalter
46
// Contributors: msalter
47
// Date:         2002-12-08
48
// Purpose:      Intel XScale Generic Residential Platform specific mmu table
49
// Description:
50
// Usage:        #include <cyg/hal/hal_platform_extras.h>
51
//     Only used by "vectors.S"
52
//
53
//####DESCRIPTIONEND####
54
//
55
//===========================================================================*/
56
 
57
#if defined(CYG_HAL_STARTUP_ROM) || defined(CYG_HAL_STARTUP_ROMRAM)
58
#if defined(CYG_HAL_STARTUP_ROMRAM)
59
        .section .text
60
        .ltorg
61
        .p2align 13
62
#else
63
        .section .mmu_tables, "a"
64
#endif
65
 
66
    mmu_table:
67
        //  This page table sets up the preferred mapping:
68
        //
69
        //  Virtual Address   Physical Address  XCB  Size (MB)  Description
70
        //  ---------------   ----------------  ---  ---------  -----------
71
        //     0x00000000       0x00000000      010      32     SDRAM (cached)
72
        //     0x10000000       0x10000000      000      32     SDRAM (alias)
73
        //     0x20000000       0x00000000      000      32     SDRAM (uncached)
74
        //     0x48000000       0x48000000      000      64     PCI Data
75
        //     0x50000000       0x50000000      010      16     Flash (CS0)
76
        //     0x51000000       0x51000000      000     112     CS1 - CS7
77
        //     0x60000000       0x60000000      000      64     Queue Manager
78
        //     0xC0000000       0xC0000000      000       1     PCI Controller
79
        //     0xC4000000       0xC4000000      000       1     Exp. Bus Config
80
        //     0xC8000000       0xC8000000      000       1     Misc IXP425 IO
81
        //     0xCC000000       0xCC000000      000       1     SDRAM Config
82
 
83
        // 32MB SDRAM
84
        .set    __base,0x000
85
        .rept   0x020 - 0x000
86
        FL_SECTION_ENTRY __base,0,3,0,0,1,0
87
        .set    __base,__base+1
88
        .endr
89
 
90
        // 224MB Unused
91
        .rept   0x100 - 0x020
92
        .word 0
93
        .set    __base,__base+1
94
        .endr
95
 
96
        // 32MB SDRAM Alias
97
        .rept   0x120 - 0x100
98
        FL_SECTION_ENTRY __base,0,3,0,0,1,0
99
        .set    __base,__base+1
100
        .endr
101
 
102
        // 224MB Unused
103
        .rept   0x200 - 0x120
104
        .word 0
105
        .set    __base,__base+1
106
        .endr
107
 
108
        // 32MB SDRAM (uncached)
109
        .set    __base,0x000
110
        .rept   0x220 - 0x200
111
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
112
        .set    __base,__base+1
113
        .endr
114
 
115
        // 224MB Unused
116
        .set    __base,0x220
117
        .rept   0x300 - 0x220
118
        .word 0
119
        .set    __base,__base+1
120
        .endr
121
 
122
        // 384MB Unused
123
        .rept   0x480 - 0x300
124
        .word 0
125
        .set    __base,__base+1
126
        .endr
127
 
128
        // 64MB PCI Data
129
        .rept   0x4C0 - 0x480
130
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
131
        .set    __base,__base+1
132
        .endr
133
 
134
        // 64MB Unused
135
        .rept   0x500 - 0x4C0
136
        .word 0
137
        .set    __base,__base+1
138
        .endr
139
 
140
        // 16MB Flash  (Expansion bus CS0)
141
        .rept   0x510 - 0x500
142
        FL_SECTION_ENTRY __base,0,3,0,0,1,0
143
        .set    __base,__base+1
144
        .endr
145
 
146
        // Rest of Expansion bus (CS1-CS7)
147
        .rept   0x600 - 0x510
148
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
149
        .set    __base,__base+1
150
        .endr
151
 
152
        // 64MB Queue Manager
153
        .rept   0x640 - 0x600
154
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
155
        .set    __base,__base+1
156
        .endr
157
 
158
        // 1472MB Unused
159
        .rept   0xC00 - 0x640
160
        .word 0
161
        .set    __base,__base+1
162
        .endr
163
 
164
        // 1MB PCI Controller
165
        .rept   0xC01 - 0xC00
166
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
167
        .set    __base,__base+1
168
        .endr
169
 
170
        // 63MB Unused
171
        .rept   0xC40 - 0xC01
172
        .word 0
173
        .set    __base,__base+1
174
        .endr
175
 
176
        // 1MB Expansion bus config
177
        .rept   0xC41 - 0xC40
178
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
179
        .set    __base,__base+1
180
        .endr
181
 
182
        // 63MB Unused
183
        .rept   0xC80 - 0xC41
184
        .word 0
185
        .set    __base,__base+1
186
        .endr
187
 
188
        // 1MB Misc IO
189
        .rept   0xC81 - 0xC80
190
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
191
        .set    __base,__base+1
192
        .endr
193
 
194
        // 63MB Unused
195
        .rept   0xCC0 - 0xC81
196
        .word 0
197
        .set    __base,__base+1
198
        .endr
199
 
200
        // 1MB SDRAM Config
201
        .rept   0xCC1 - 0xCC0
202
        FL_SECTION_ENTRY __base,0,3,0,0,0,0
203
        .set    __base,__base+1
204
        .endr
205
 
206
        // 63MB Unused
207
        .rept   0xD00 - 0xCC1
208
        .word 0
209
        .set    __base,__base+1
210
        .endr
211
 
212
        // Rest is Unused
213
        .rept   0x1000 - 0xD00
214
        .word 0
215
        .set    __base,__base+1
216
        .endr
217
 
218
#endif /* defined(CYG_HAL_STARTUP_ROM) || defined(CYG_HAL_STARTUP_ROMRAM) */
219
 
220
/*---------------------------------------------------------------------------*/
221
/* end of hal_platform_extras.h                                              */
222
#endif /* CYGONCE_HAL_PLATFORM_EXTRAS_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.