OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [pxa2x0/] [current/] [cdl/] [hal_arm_xscale_pxa2x0.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_xscale_pxa2x0.cdl
4
#
5
#      Intel PXA2X0 architectural HAL package configuration data
6
#
7
# ====================================================================
8
# ####ECOSGPLCOPYRIGHTBEGIN####
9
# -------------------------------------------
10
# This file is part of eCos, the Embedded Configurable Operating System.
11
# Copyright (C) 1998, 1999, 2000, 2001, 2002, 2009 Free Software Foundation, Inc.
12
#
13
# eCos is free software; you can redistribute it and/or modify it under
14
# the terms of the GNU General Public License as published by the Free
15
# Software Foundation; either version 2 or (at your option) any later
16
# version.
17
#
18
# eCos is distributed in the hope that it will be useful, but WITHOUT
19
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
# for more details.
22
#
23
# You should have received a copy of the GNU General Public License
24
# along with eCos; if not, write to the Free Software Foundation, Inc.,
25
# 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
#
27
# As a special exception, if other files instantiate templates or use
28
# macros or inline functions from this file, or you compile this file
29
# and link it with other works to produce a work based on this file,
30
# this file does not by itself cause the resulting work to be covered by
31
# the GNU General Public License. However the source code for this file
32
# must still be made available in accordance with section (3) of the GNU
33
# General Public License v2.
34
#
35
# This exception does not invalidate any other reasons why a work based
36
# on this file might be covered by the GNU General Public License.
37
# -------------------------------------------
38
# ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      
43
# Date:           2003-01-06
44
#
45
#####DESCRIPTIONEND####
46
#
47
# ====================================================================
48
 
49
cdl_package CYGPKG_HAL_ARM_XSCALE_PXA2X0 {
50
    display       "ARM PXA2X0 architecture"
51
    parent        CYGPKG_HAL_ARM_XSCALE_CORE
52
    hardware
53
    include_dir   cyg/hal
54
    define_header hal_arm_xscale_pxa2x0.h
55
    description   "
56
        This HAL variant package provides generic
57
        support for the Intel PXA2x0 processors. It is also
58
        necessary to select a specific target platform HAL
59
        package."
60
 
61
    implements    CYGINT_HAL_ARM_ARCH_PXA2X0
62
    implements    CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT
63
 
64
        define_proc {
65
                puts $::cdl_header "#define CYGBLD_HAL_VAR_INTS_H "
66
                puts $::cdl_header "#define CYGBLD_HAL_VAR_H "
67
                puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
68
        }
69
 
70
    cdl_option CYGOPT_HAL_ARM_XSCALE_PXA2X0_VARIANT {
71
        display         "PXA2XX processor model"
72
        description     "
73
                This option selects the variant of the PXA2XX family (PXA25x
74
                or PXA27x) to support."
75
        flavor          data
76
        legal_values  { "PXA25X" "PXA27X" }
77
        default_value { "PXA25X" }
78
    }
79
 
80
    compile       pxa2x0_misc.c
81
 
82
        # Real-time clock/counter specifics
83
        cdl_component CYGNUM_HAL_RTC_CONSTANTS {
84
                display       "Real-time clock constants"
85
                flavor        none
86
                no_define
87
 
88
                cdl_option CYGNUM_HAL_RTC_NUMERATOR {
89
                        display       "Real-time clock numerator"
90
                        flavor        data
91
                        default_value 1000000000
92
                }
93
 
94
                cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
95
                        display       "Real-time clock denominator"
96
                        flavor        data
97
                        default_value 100
98
                        description   "
99
                                This option selects the heartbeat rate for the real-time clock.
100
                                The rate is specified in ticks per second.  Change this value
101
                                with caution - too high and your system will become saturated
102
                                just handling clock interrupts, too low and some operations
103
                                such as thread scheduling may become sluggish."
104
                }
105
 
106
                cdl_option CYGNUM_HAL_RTC_PERIOD {
107
                        display       "Real-time clock period"
108
                        flavor        data
109
                        default_value (3686400/CYGNUM_HAL_RTC_DENOMINATOR)
110
                }
111
    }
112
 
113
        # UART
114
        cdl_interface CYGHWR_HAL_ARM_PXA2X0_FFUART {
115
                display   "FFUART available as diagnostic/debug channel"
116
                description "
117
                        The PXA2X0 chip has multiple serial channels which may be
118
                        used for different things on different platforms.  This
119
                        interface allows a platform to indicate that the specified
120
                        serial port can be used as a diagnostic and/or debug channel."
121
        }
122
 
123
        cdl_interface CYGHWR_HAL_ARM_PXA2X0_BTUART {
124
                display   "BTUART available as diagnostic/debug channel"
125
                description "
126
                        The PXA2X0 chip has multiple serial channels which may be
127
                        used for different things on different platforms.  This
128
                        interface allows a platform to indicate that the specified
129
                        serial port can be used as a diagnostic and/or debug channel."
130
        }
131
 
132
        cdl_interface CYGHWR_HAL_ARM_PXA2X0_STUART {
133
                display   "STUART available as diagnostic/debug channel"
134
                description "
135
                        The PXA2X0 chip has multiple serial channels which may be
136
                        used for different things on different platforms.  This
137
                        interface allows a platform to indicate that the specified
138
                        serial port can be used as a diagnostic and/or debug channel."
139
        }
140
 
141
    cdl_option CYGBLD_BUILD_HAL_ARM_XSCALE_PXA2X0_SERIAL_DIAG {
142
        display     "Include support for PXA2X0 serial diagnostic/debug channels"
143
        default_value { CYGHWR_HAL_ARM_PXA2X0_FFUART
144
                      || CYGHWR_HAL_ARM_PXA2X0_BTUART
145
                      || CYGHWR_HAL_ARM_PXA2X0_STUART }
146
 
147
        compile     hal_diag.c
148
    }
149
}
150
 
151
 
152
 
153
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.