OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [arm/] [xscale/] [verde/] [current/] [cdl/] [hal_arm_xscale_verde.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_arm_xscale_verde.cdl
4
#
5
#      Intel XScale architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002, 2009 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      msalter
43
# Original data:  msalter
44
# Contributors:
45
# Date:           2001-12-03
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
cdl_package CYGPKG_HAL_ARM_XSCALE_VERDE {
51
    display       "Intel XScale 80321 IO Processor"
52
    parent        CYGPKG_HAL_ARM_XSCALE_CORE
53
    hardware
54
    include_dir   cyg/hal
55
    define_header hal_arm_xscale_verde.h
56
    description   "
57
        This HAL variant package provides generic
58
        support for the Intel 80321 IO processors. It is also
59
        necessary to select a specific target platform HAL
60
        package."
61
 
62
    # Let the architectural HAL see this variant's interrupts file
63
     define_proc {
64
        puts $::cdl_header \
65
       "#define CYGBLD_HAL_VAR_INTS_H "
66
        puts $::cdl_header \
67
       "#define CYGBLD_HAL_VAR_H "
68
 
69
        puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
70
    }
71
 
72
    compile       verde_misc.c verde_pci.c
73
 
74
    cdl_option CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK {
75
        display       "Processor clock rate"
76
        flavor        data
77
        default_value { CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT ?
78
                        CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT : 600000}
79
        description   "
80
           The XScale processor can run at various frequencies.
81
           These values are expressed in KHz."
82
    }
83
 
84
    # Real-time clock/counter specifics
85
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
86
        display       "Real-time clock constants"
87
        flavor        none
88
        no_define
89
 
90
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
91
            display       "Real-time clock numerator"
92
            flavor        data
93
            default_value 1000000000
94
        }
95
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
96
            display       "Real-time clock denominator"
97
            flavor        data
98
            default_value 100
99
            description   "
100
              This option selects the heartbeat rate for the real-time clock.
101
              The rate is specified in ticks per second.  Change this value
102
              with caution - too high and your system will become saturated
103
              just handling clock interrupts, too low and some operations
104
              such as thread scheduling may become sluggish."
105
        }
106
        cdl_option CYGNUM_HAL_RTC_PERIOD {
107
            display       "Real-time clock period"
108
            flavor        data
109
            default_value 1000000/CYGNUM_HAL_RTC_DENOMINATOR
110
            description   "
111
              This value gives the RTC period in microseconds. It is
112
              translated into the actual clock period value in the clock
113
              init and read functions."
114
        }
115
    }
116
 
117
    cdl_component CYGPKG_REDBOOT_XSCALE_OPTIONS {
118
        display       "Redboot for XScale options"
119
        flavor        none
120
        no_define
121
        parent        CYGPKG_REDBOOT
122
        active_if     CYGPKG_REDBOOT
123
        description   "
124
            This option lists the target's requirements for a valid Redboot
125
            configuration."
126
 
127
        # RedBoot details
128
        requires { CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT == 0xA0008000 }
129
        define_proc {
130
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0x00001f00"
131
        }
132
    }
133
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.