OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [calmrisc16/] [core/] [current/] [include/] [variant.inc] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_VARIANT_INC
2
#define CYGONCE_HAL_VARIANT_INC
3
##=============================================================================
4
##
5
##      variant.inc
6
##
7
##      CalmRISC16 Core family assembler header file
8
##
9
##=============================================================================
10
## ####ECOSGPLCOPYRIGHTBEGIN####
11
## -------------------------------------------
12
## This file is part of eCos, the Embedded Configurable Operating System.
13
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
14
##
15
## eCos is free software; you can redistribute it and/or modify it under
16
## the terms of the GNU General Public License as published by the Free
17
## Software Foundation; either version 2 or (at your option) any later
18
## version.
19
##
20
## eCos is distributed in the hope that it will be useful, but WITHOUT
21
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
## for more details.
24
##
25
## You should have received a copy of the GNU General Public License
26
## along with eCos; if not, write to the Free Software Foundation, Inc.,
27
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
28
##
29
## As a special exception, if other files instantiate templates or use
30
## macros or inline functions from this file, or you compile this file
31
## and link it with other works to produce a work based on this file,
32
## this file does not by itself cause the resulting work to be covered by
33
## the GNU General Public License. However the source code for this file
34
## must still be made available in accordance with section (3) of the GNU
35
## General Public License v2.
36
##
37
## This exception does not invalidate any other reasons why a work based
38
## on this file might be covered by the GNU General Public License.
39
## -------------------------------------------
40
## ####ECOSGPLCOPYRIGHTEND####
41
##=============================================================================
42
#######DESCRIPTIONBEGIN####
43
##
44
## Author(s):   msalter
45
## Contributors: msalter
46
## Date:        2001-02-12
47
## Purpose:     Calm16 Core family definitions.
48
## Description: This file contains various definitions and macros that are
49
##              useful for writing assembly code for the CalmRISC16 family.
50
## Usage:
51
##              #include 
52
##              ...
53
##
54
##
55
######DESCRIPTIONEND####
56
##
57
##=============================================================================
58
 
59
#include 
60
 
61
#include 
62
 
63
#include 
64
 
65
#define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS
66
#include 
67
 
68
##-----------------------------------------------------------------------------
69
## Define CPU variant for architecture HAL.
70
 
71
#define CYG_HAL_CALM16_CORE
72
 
73
#------------------------------------------------------------------------------
74
# Cache macros.
75
 
76
#ifndef CYGPKG_HAL_CALM16_CACHE_DEFINED
77
 
78
        .macro  hal_cache_init
79
        .endm
80
 
81
#define CYGPKG_HAL_CALM16_CACHE_DEFINED
82
 
83
#endif
84
 
85
#------------------------------------------------------------------------------
86
# Monitor initialization.
87
 
88
#ifndef CYGPKG_HAL_CALM16_MON_DEFINED
89
 
90
#if     defined(CYG_HAL_STARTUP_ROM) ||                 \
91
        (       defined(CYG_HAL_STARTUP_RAM) &&         \
92
                !defined(CYGSEM_HAL_USE_ROM_MONITOR))
93
        # If we are starting up from ROM, or we are starting in
94
        # RAM and NOT using a ROM monitor, initialize the VSR table.
95
 
96
        .macro  hal_mon_init
97
        .endm
98
 
99
#elif defined(CYG_HAL_STARTUP_RAM) && defined(CYGSEM_HAL_USE_ROM_MONITOR)
100
 
101
        # Initialize the VSR table entries
102
        # We only take control of the interrupt vector,
103
        # the rest are left to the ROM for now...
104
 
105
        .macro  hal_mon_init
106
        .endm
107
 
108
#else
109
 
110
        .macro  hal_mon_init
111
        .endm
112
 
113
#endif
114
 
115
 
116
#define CYGPKG_HAL_CALM16_MON_DEFINED
117
 
118
#endif
119
 
120
#------------------------------------------------------------------------------
121
# Decide whether the VSR table is defined externally, or is to be defined
122
# here.
123
 
124
//#define CYG_HAL_CALM16_VSR_TABLE_DEFINED
125
 
126
#------------------------------------------------------------------------------
127
#endif // ifndef CYGONCE_HAL_VARIANT_INC
128
# end of variant.inc

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.