OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [calmrisc32/] [ceb/] [current/] [include/] [plf_intr.h] - Blame information for rev 838

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_PLF_INTR_H
2
#define CYGONCE_HAL_PLF_INTR_H
3
 
4
//==========================================================================
5
//
6
//      plf_intr.h
7
//
8
//      Atlas Interrupt and clock support
9
//
10
//==========================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    nickg
46
// Contributors: nickg, jskov,
47
//               gthomas, jlarmour, dmoseley
48
// Date:         2000-06-06
49
// Purpose:      Define Interrupt support
50
// Description:  The macros defined here provide the HAL APIs for handling
51
//               interrupts and the clock for the Atlas board.
52
//              
53
// Usage:
54
//              #include <cyg/hal/plf_intr.h>
55
//              ...
56
//              
57
//
58
//####DESCRIPTIONEND####
59
//
60
//==========================================================================
61
 
62
#include <pkgconf/hal.h>
63
 
64
#include <cyg/infra/cyg_type.h>
65
#include <cyg/hal/plf_io.h>
66
 
67
//--------------------------------------------------------------------------
68
// Interrupt vectors.
69
 
70
#ifndef CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED
71
 
72
// These are decoded via the IP bits of the cause
73
// register when an external interrupt is delivered.
74
 
75
#define CYGNUM_HAL_INTERRUPT_IRQ               0
76
#define CYGNUM_HAL_INTERRUPT_FIQ               1
77
 
78
// Min/Max ISR numbers and how many there are
79
#define CYGNUM_HAL_ISR_MIN                     0
80
#define CYGNUM_HAL_ISR_MAX                     1
81
#define CYGNUM_HAL_ISR_COUNT                   2
82
 
83
#define CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED
84
 
85
#endif
86
 
87
//--------------------------------------------------------------------------
88
// Interrupt controller access.
89
 
90
 
91
 
92
//--------------------------------------------------------------------------
93
// Control-C support.
94
 
95
#if defined(CYGDBG_HAL_MIPS_DEBUG_GDB_CTRLC_SUPPORT)
96
 
97
# define CYGHWR_HAL_GDB_PORT_VECTOR CYGNUM_HAL_INTERRUPT_SER
98
 
99
externC cyg_uint32 hal_ctrlc_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data);
100
 
101
# define HAL_CTRLC_ISR hal_ctrlc_isr
102
 
103
#endif
104
 
105
 
106
//----------------------------------------------------------------------------
107
// Reset.
108
#ifndef CYGHWR_HAL_RESET_DEFINED
109
#define CYGHWR_HAL_RESET_DEFINED
110
#define HAL_PLATFORM_RESET()
111
 
112
#define HAL_PLATFORM_RESET_ENTRY 0x00000000
113
 
114
#endif // CYGHWR_HAL_RESET_DEFINED
115
 
116
//---------------------------------------------------------------------------
117
// Delay
118
#define HAL_DELAY_US(x) hal_delay_us(x)
119
 
120
//--------------------------------------------------------------------------
121
#endif // ifndef CYGONCE_HAL_PLF_INTR_H
122
// End of plf_intr.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.