OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [coldfire/] [mcf5272/] [current/] [src/] [variant.S] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
|==========================================================================
2
|
3
|      variant.S
4
|
5
|      MCF5272 variant code
6
|
7
|==========================================================================
8
| ####ECOSGPLCOPYRIGHTBEGIN####
9
| -------------------------------------------
10
| This file is part of eCos, the Embedded Configurable Operating System.
11
| Copyright (C) 1998, 1999, 2000, 2001, 2002, 2006 Free Software Foundation, Inc.
12
|
13
| eCos is free software; you can redistribute it and/or modify it under
14
| the terms of the GNU General Public License as published by the Free
15
| Software Foundation; either version 2 or (at your option) any later
16
| version.
17
|
18
| eCos is distributed in the hope that it will be useful, but WITHOUT
19
| ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
| FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
| for more details.
22
|
23
| You should have received a copy of the GNU General Public License
24
| along with eCos; if not, write to the Free Software Foundation, Inc.,
25
| 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
|
27
| As a special exception, if other files instantiate templates or use
28
| macros or inline functions from this file, or you compile this file
29
| and link it with other works to produce a work based on this file,
30
| this file does not by itself cause the resulting work to be covered by
31
| the GNU General Public License. However the source code for this file
32
| must still be made available in accordance with section (3) of the GNU
33
| General Public License v2.
34
|
35
| This exception does not invalidate any other reasons why a work based
36
| on this file might be covered by the GNU General Public License.
37
| -------------------------------------------
38
| ####ECOSGPLCOPYRIGHTEND####
39
|=============================================================================
40
|#####DESCRIPTIONBEGIN####
41
|
42
| Author(s):    Enrico Piria
43
| Contributors:
44
| Date:         2005-25-06
45
| Purpose:      MCF5272 variant code.
46
| Description:  This file contains the VSR table for the MCF5272, and
47
|               other definitions used by the rest of the ColdFire HAL.
48
|
49
|####DESCRIPTIONEND####
50
|==========================================================================
51
 
52
#include 
53
#include 
54
 
55
 
56
| ----------------------------------------------------------------------------
57
| ROM vector table
58
 
59
        .section ".romvec","ax"
60
 
61
        .extern cyg_interrupt_stack
62
        .extern cyg_hal_reset_vsr
63
        .extern cyg_hal_default_exception_vsr
64
        .extern cyg_hal_default_spurious_vsr
65
        .extern cyg_hal_default_interrupt_vsr
66
 
67
        .globl  rom_vsr_table
68
rom_vsr_table:
69
 
70
        | 0 - Initial SSP
71
        .long   cyg_interrupt_stack
72
 
73
        | 1 - Initial PC
74
        .long   cyg_hal_reset_vsr
75
 
76
        | 2-14 - Default exception handlers
77
        .rept   14-2+1
78
        .long   cyg_hal_default_exception_vsr
79
        .endr
80
 
81
        | 15 - Uninitialized interrupt. It should never happen, because
82
        | we configure interrupt controller at startup.
83
        .long   cyg_hal_default_spurious_vsr
84
 
85
        | 16-23 - Reserved, treat as exceptions
86
        .rept   23-16+1
87
        .long   cyg_hal_default_exception_vsr
88
        .endr
89
 
90
        | 24 - Spurious interrupt
91
        .long   cyg_hal_default_spurious_vsr
92
 
93
        | 25-31 - Autovectored interrupts 1-7. Not used in MCF5272.
94
        .rept   31-25+1
95
        .long   cyg_hal_default_interrupt_vsr
96
        .endr
97
 
98
        | 32-63 - Default exception handlers
99
        .rept   63-32+1
100
        .long   cyg_hal_default_exception_vsr
101
        .endr
102
 
103
        | 64 - User spurious interrupt. The MCF5272 interrupt controller
104
        | returns this vector number instead of vector 24
105
        .long   cyg_hal_default_spurious_vsr
106
 
107
        | 65-255 - User interrupt vectors
108
        .rept   255-65+1
109
        .long   cyg_hal_default_interrupt_vsr
110
        .endr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.