OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [cortexm/] [arch/] [current/] [ChangeLog] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2012-03-06  Ilija Kocho  
2
 
3
    * include/hal_intr.h: Fix compiler warning about unused variables.
4
    [Bugzilla 1001520]
5
 
6
2011-08-23  Ilija Kocho  
7
 
8
        * cdl/hal_cortexm.cdl: New CDL option CYGIMP_HAL_ARCH_ENDIAN
9
        * include/cortexm_endian.h: New file
10
        * include/cortexm_regs.h: New file
11
        [ Bugzilla 1001275 ]
12
 
13
2011-04-06  Nick Garnett  
14
 
15
        * cdl/cortexm.cdl: Remove M1 CPU family from architecture config
16
        file (as not supported for now). [Bugzilla 1001186]
17
 
18
2011-04-02  Ilija Kocho  
19
        * cdl/cortexm.cdl: Add M4 CPU family to CYGHWR_HAL_CORTEXM. Add
20
        FPU (Floating Point Unit) interface.
21
        * include/hal_io.h: Add CYGHWR_HAL_CORTEXM_M4 to some preprocessor
22
        conditions. [Bugzilla 1001186]
23
 
24
2011-04-01  Ilija Kocho  
25
 
26
        * include/hal_intr.h: Remove double inclusion of var_intr.h
27
        header and include it at proper place. [ Bugzilla 1001184 ]
28
 
29
2011-02-17  John Dallaway  
30
 
31
        * include/hal_intr.h (HAL_DISABLE_INTERRUPTS): Mark operand as
32
        an earlyclobber operand to ensure correct register usage. Issue
33
        reported by both Ulrich Holeschak and Stanislav Meduna.
34
        [ Bugzilla 1001154 ]
35
 
36
2011-02-16  Ilija Kocho 
37
 
38
        * src/cortexm.ld: Added USER_SECTION() macro. [Bugzilla 1001142 ]
39
 
40
2011-01-20  Christophe Coutand  
41
 
42
        * include/hal_intr.h:
43
        * cdl/hal_cortexm.cdl:
44
        Allow variant or platform to define their own RTC clock. Add
45
        CDL entry to select SysTick clock source. [ Bugzilla 1001090 ]
46
 
47
2010-12-28  Ilija Kocho 
48
 
49
        * include/hal_io.h: conditional VTOR setting.
50
 
51
2011-01-13  John Dallaway  
52
 
53
        * src/vectors.S (hal_default_interrupt_vsr): Save interrupt state
54
        if CYGINT_HAL_COMMON_SAVED_INTERRUPT_STATE_REQUIRED is implemented.
55
        [ Bugzilla 1001111 ]
56
 
57
2011-01-02  Sergei Gavrikov  
58
 
59
        * cdl/hal_cortexm.cdl: Eliminate some warnings. [ Bugzilla
60
        1001083 ]
61
 
62
2010-05-17  Spencer Oliver 
63
 
64
        * include/hal_intr.h (HAL_INTERRUPT_STACK_CALL_PENDING_DSRS):
65
        * src/hal_misc.c (hal_reset_vsr): Add 0 argument to SWI.
66
 
67
        * src/vectors.S (hal_switch_state_vsr): Eliminate "msr psp,sp",
68
        which is now deprecated.
69
        (hal_pendable_svc_vsr): Add 0 argument to SWI.
70
 
71
2009-02-27  Simon Kallweit  
72
 
73
        * include/hal_io.h: Added system control register definitions
74
 
75
2009-02-13  Nick Garnett  
76
 
77
        * include/hal_arch.h: Add include for var_arch.h.
78
        (HAL_IDLE_THREAD_ACTION): Tidy up debug code left in by mistake.
79
 
80
2009-02-07  Chris Holgate  
81
 
82
        * src/hal_misc.c:
83
        * src/cortexm.ld:
84
        Modified SRAM linker section to support initialisation from ROM.
85
 
86
2008-12-03  Nick Garnett  
87
 
88
        * src/hal_misc.c (hal_deliver_interrupt): Fix instrumentation call
89
        to allow it to compile properly.
90
 
91
2008-11-24  Simon Kallweit  
92
 
93
        * include/hal_io.c: Fixed MASK_ macro.
94
 
95
2008-11-04  Simon Kallweit  
96
 
97
        * include/hal_intr.h:
98
        Fixed load value of SysTick counter.
99
        * src/hal_misc.c:
100
        Fixed wrap-around in hal_delay_us().
101
 
102
2008-11-04  Simon Kallweit  
103
 
104
        * include/hal_intr.h:
105
        Fixed base address in reset function.
106
 
107
2008-10-16  Nick Garnett  
108
 
109
        * src/vectors.S:
110
        * src/hal_misc.c: Tidy some comments and code.
111
 
112
2008-10-10  Nick Garnett  
113
 
114
        * src/hal_misc.c (hal_deliver_interrupt): Add support for chained
115
        interrupts.
116
        (hal_interrupt_end): Only increment scheduler lock when the kernel
117
        is present.
118
 
119
        * include/hal_arch.h (HAL_THREAD_INIT_CONTEXT): Add end-stop to
120
        new thread states to terminate GDB backtraces.
121
 
122
2008-10-06  Nick Garnett  
123
 
124
        * hal_cortexm.cdl:
125
        * include/basetype.h:
126
        * include/hal_arch.h:
127
        * include/hal_intr.h:
128
        * include/hal_io.h:
129
        * include/cortex_stub.h:
130
        * src/vectors.S:
131
        * src/context.S:
132
        * src/cortexm.ld:
133
        * src/cortexm_stub.c:
134
        * src/hal_misc.c:
135
        New package -- Cortex-M architecture HAL.
136
 
137
//===========================================================================
138
// ####GPLCOPYRIGHTBEGIN####
139
// -------------------------------------------
140
// This file is part of eCos, the Embedded Configurable Operating System.
141
// Copyright (C) 2008, 2011 Free Software Foundation, Inc.
142
//
143
// This program is free software; you can redistribute it and/or modify
144
// it under the terms of the GNU General Public License as published by
145
// the Free Software Foundation; either version 2 or (at your option) any
146
// later version.
147
//
148
// This program is distributed in the hope that it will be useful, but
149
// WITHOUT ANY WARRANTY; without even the implied warranty of
150
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
151
// General Public License for more details.
152
//
153
// You should have received a copy of the GNU General Public License
154
// along with this program; if not, write to the
155
// Free Software Foundation, Inc., 51 Franklin Street,
156
// Fifth Floor, Boston, MA  02110-1301, USA.
157
// -------------------------------------------
158
// ####GPLCOPYRIGHTEND####
159
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.