OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [cortexm/] [kinetis/] [var/] [current/] [cdl/] [kinetis_flexbus.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
##==========================================================================
2
##
3
##      kinetis_flexbus.cdl
4
##
5
##      Cortex-M Freescale Kinetis FlexBus
6
##
7
##==========================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 2011 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
##==========================================================================
40
#######DESCRIPTIONBEGIN####
41
##
42
## Author(s):    Ilija Kocho 
43
## Date:         2011-12-11
44
##
45
######DESCRIPTIONEND####
46
##
47
##==========================================================================
48
 
49
#        cdl_component CYGPKG_HAL_CORTEXM_KINETIS_FLEXBUS {
50
#        display       "FlexBus"
51
 
52
for { set ::chipsel 0 } { $::chipsel < 6 } { incr ::chipsel } {
53
 
54
    cdl_interface CYGINT_HAL_KINETIS_FB_CS[set ::chipsel] {
55
        display     "Platform uses Chip select [set ::chipsel]"
56
        flavor      bool
57
        description "
58
            This interface will be implemented if the specific
59
            controller being used provides chip select [set ::chipsel], and if
60
            that chip select is used on target hardware."
61
    }
62
 
63
    cdl_component CYGHWR_HAL_KINETIS_FB_CS[set ::chipsel] {
64
        display       "Chip select [set ::chipsel]"
65
        flavor        bool
66
        active_if     CYGINT_HAL_KINETIS_FB_CS[set ::chipsel]
67
        default_value CYGINT_HAL_KINETIS_FB_CS[set ::chipsel]
68
        description   "
69
            This option includes initialization data for
70
            chip select [set ::chipsel]."
71
 
72
        cdl_option CYGHWR_HAL_KINETIS_FB_CS[set ::chipsel]_CR_PS {
73
            display "Port size (encoded)"
74
            flavor data
75
            calculated ( \
76
               CYGHWR_HAL_KINETIS_FB_CS[set ::chipsel]_CR_PSB == 32 ? 0 : \
77
               CYGHWR_HAL_KINETIS_FB_CS[set ::chipsel]_CR_PSB == 8  ? 1 : \
78
               CYGHWR_HAL_KINETIS_FB_CS[set ::chipsel]_CR_PSB == 16 ? 2 : 3)
79
        }
80
    }
81
}
82
 
83
 
84
# EOF kinetis_flexbus.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.