OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [fr30/] [arch/] [current/] [include/] [hal_cache.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_CACHE_H
2
#define CYGONCE_HAL_CACHE_H
3
 
4
//=============================================================================
5
//
6
//      hal_cache.h
7
//
8
//      HAL cache control API
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2007 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):   larsi
46
// Contributors:
47
// Date:        2008-07-09
48
// Purpose:     Cache control API
49
// Description: The macros defined here provide the HAL APIs for handling
50
//              cache control operations.
51
// Usage:       #include <cyg/hal/hal_cache.h>
52
//
53
//####DESCRIPTIONEND####
54
//
55
//=============================================================================
56
#include <pkgconf/hal.h>
57
#include <cyg/infra/cyg_type.h>
58
 
59
#include <cyg/hal/var_cache.h>
60
 
61
//-----------------------------------------------------------------------------
62
// Cache dimensions
63
 
64
// FR30 only has an instruction cache, so data cache macros are empty
65
#ifndef HAL_DCACHE_SIZES_DEFINED
66
#define HAL_DCACHE_SIZE                 0       // Size of cache in bytes
67
#define HAL_DCACHE_LINE_SIZE            16      // Size of a cache line
68
#define HAL_DCACHE_WAYS                 2       // Associativity of the cache
69
 
70
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
71
#endif
72
 
73
#ifndef HAL_ICACHE_SIZES_DEFINED
74
#define HAL_ICACHE_SIZE                 4096    // Size of cache in bytes
75
#define HAL_ICACHE_LINE_SIZE            16      // Size of a cache line
76
#define HAL_ICACHE_WAYS                 2       // Associativity of the cache
77
 
78
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
79
#endif
80
//-----------------------------------------------------------------------------
81
// Global control of the data cache
82
// FR30 only has an instruction cache, so data cache macros are empty
83
 
84
// Enable the cache
85
#ifndef HAL_DCACHE_ENABLE_DEFINED
86
#define HAL_DCACHE_ENABLE()
87
#endif
88
 
89
// Disable the cache
90
#ifndef HAL_DCACHE_DISABLE_DEFINED
91
#define HAL_DCACHE_DISABLE()
92
#endif
93
 
94
// Query the state of the cache
95
#ifndef HAL_DCACHE_IS_ENABLED_DEFINED
96
#define HAL_DCACHE_IS_ENABLED(_state_) \
97
CYG_MACRO_START                        \
98
_state_ = 1;                           \
99
CYG_MACRO_END
100
#endif
101
 
102
// Invalidate the entire cache
103
#ifndef HAL_DCACHE_INVALIDATE_ALL_DEFINED
104
#define HAL_DCACHE_INVALIDATE_ALL()
105
#endif
106
 
107
// Synchronize the contents of the cache to the memory
108
#ifndef HAL_DCACHE_SYNC_DEFINED
109
#define HAL_DCACHE_SYNC()
110
#endif
111
 
112
// Locks entry in the cache
113
#ifndef HAL_DCACHE_LOCK_DEFINED
114
#define HAL_DCACHE_LOCK(_base_, _size_)
115
#endif
116
 
117
// Unlocks entry in the cache
118
#ifndef HAL_DCACHE_UNLOCK_DEFINED
119
#define HAL_DCACHE_UNLOCK(_base_, _size_)
120
#endif
121
 
122
// Unlocks the whole cache.
123
#ifndef HAL_DCACHE_UNLOCK_ALL_DEFINED
124
#define HAL_DCACHE_UNLOCK_ALL()
125
#endif
126
 
127
//-----------------------------------------------------------------------------
128
// Global control of the instruction cache
129
 
130
// Enable the cache
131
#ifndef HAL_ICACHE_ENABLE_DEFINED
132
#define HAL_ICACHE_ENABLE()
133
#endif
134
 
135
// Disable the cache
136
#ifndef HAL_ICACHE_DISABLE_DEFINED
137
#define HAL_ICACHE_DISABLE()
138
#endif
139
 
140
// Query the state of the cache
141
#ifndef HAL_ICACHE_IS_ENABLED_DEFINED
142
#define HAL_ICACHE_IS_ENABLED(_state_) \
143
CYG_MACRO_START                        \
144
_state_ = 1;                           \
145
CYG_MACRO_END
146
#endif
147
 
148
// Invalidate the entire cache
149
#ifndef HAL_ICACHE_INVALIDATE_ALL_DEFINED
150
#define HAL_ICACHE_INVALIDATE_ALL()
151
#endif
152
 
153
// Synchronize the contents of the cache to the memory.
154
#ifndef HAL_ICACHE_SYNC_DEFINED
155
#define HAL_ICACHE_SYNC()
156
#endif
157
 
158
// Locks entry in the cache, fr30 architecture does not support locking specifc
159
// regions, so _base_ and _size are ignored and the whole cache is locked.
160
// During cache lock only valid entries are locked. Invalid entries are updated.
161
#ifndef HAL_ICACHE_LOCK_DEFINED
162
#define HAL_ICACHE_LOCK(_base_, _size_)
163
#endif
164
 
165
// Unlocks entry in the cache. fr30 architecture does not support locking specifc
166
// regions, so _base_ and _size are ignored and the whole cache is unlocked.
167
#ifndef HAL_ICACHE_UNLOCK_DEFINED
168
#define HAL_ICACHE_UNLOCK(_base_, _size_)
169
#endif
170
 
171
// Unlocks the whole cache.
172
#ifndef HAL_ICACHE_UNLOCK_ALL_DEFINED
173
#define HAL_ICACHE_UNLOCK_ALL()
174
#endif
175
 
176
//-----------------------------------------------------------------------------
177
#endif // ifndef CYGONCE_HAL_CACHE_H
178
// End of hal_cache.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.