OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [frv/] [arch/] [current/] [ChangeLog] - Blame information for rev 868

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2011-01-02  Sergei Gavrikov  
2
 
3
        * cdl/hal_frv.cdl: Eliminate some warnings. [ Bugzilla 1001083 ]
4
 
5
2004-09-03  Mark Salter  
6
2004-09-03  David Woodhouse  
7
 
8
        * src/vectors.S (reset_vector): Add some debug-only led setting code.
9
        * src/redboot_linux_exec.c: Rename auto-variable for clarity.
10
        * include/fr-v.h: Add defines for baud clock prescaler.
11
        * src/vectors.S: Fix check for PDM bits in potential resume.
12
        * src/vectors.S: Handle resume from sleep modes.
13
        * src/redboot_linux_exec.c: Fix argv parsing for exec() command.
14
        * include/hal_diag.h src/hal_diag.c: Move support for the built-in
15
        16550-like chips found on all known implementations of these CPUs
16
        into the arch directory to avoid duplication.
17
        * include/fr400.h include/fr500.h include/fr-v.h: Likewise many
18
        other register definitions.
19
        * src/hal_breakpoint.c: Likewise breakpoint/watchpoint stuff.
20
        * cdl/hal_frv.cdl: Changes to reflect the above.
21
        * src/vectors.S: Install exception vectors if not defined
22
        CYGSEM_HAL_USE_ROM_MONITOR. This way, syscalls and GDB work
23
        in RAM RedBoot.
24
        * cdl/hal_frv.cdl, src/redboot_linux_exec.c: Exec command.
25
        * src/vectors.S, src/context.S, include/hal_arch.h: Save extra GP
26
        and FP regs only when they're actually available on this CPU, if
27
        multiple CPUs are supported.
28
        * cdl/hal_frv.cdl: Disable use of break insn for trap. Remove
29
                seemingly unnecessary option for hardware debugging.
30
        * include/hal_arch.h: Add _PSR_CM bit. It's not always hardwired.
31
        * src/hal_mk_defs.c: Ditto. Rename _HAL_THREAD_INIT_CONTEXT
32
        * src/vectors.S: Some ifdef cleanup, enable _PSR_CM
33
 
34
2004-04-22  Jani Monoses 
35
 
36
         * cdl/hal_frv.cdl :
37
         Invoke tail with stricter syntax that works in latest coreutils.
38
 
39
2003-04-10  Nick Garnett  
40
 
41
        * src/frv.ld:
42
        Added .eh_frame to data section. This is a stopgap fix to allow
43
        C++ programs that define exceptions to link and run. It does not
44
        allow them to actually throw exceptions, since that depends on
45
        compiler changes that have not been made. Further, more
46
        far-reaching, linker script changes will also be needs when that
47
        happens.
48
        Added libsupc++.a to GROUP() directive for GCC versions later than
49
        3.0.
50
 
51
2003-01-31  Mark Salter  
52
 
53
        * src/hal_syscall.c (hal_syscall_handler): Let generic syscall code
54
        handle exit.
55
 
56
2002-04-15  Jonathan Larmour  
57
 
58
        * src/hal_syscall.c (hal_syscall_handler): Add extra sig argument to
59
        __do_syscall.
60
 
61
2001-12-10  Richard Sandiford  
62
 
63
        * src/vectors.S (save_state): Remove unnecessary DDR diddling when
64
        handling breaks.  Use BPCSR rather than BPCSR-4 as the break address.
65
        (restore_state): Take two new arguments: the register that the
66
        PC should be loaded into, and the argument to the rett instruction.
67
        (_break): If handling a break instruction, return to the following
68
        instruction using a normal "ret".  Ignore other kinds of break if
69
        they were triggered when traps were disabled; assume that an
70
        interrupt or exception handler has triggered a stack watchpoint
71
        accidentally.  Correct GP calculation.  Return using "rett #1"
72
        rather than "rett #0".
73
 
74
2001-11-28  Hugo Tyson  
75
 
76
        * src/vectors.S (_vectors): if defined(CYGPKG_HAL_FRV_FRV400) &&
77
        defined(CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS), add macro break_VSR
78
        to create a VSR entry which leaps to _break; rearrange the
79
        initialization of the VSR table so that the counts are correct;
80
        use break_VSR in slot 255; define _break which calls break_handler()
81
        much akin to exception handler().
82
 
83
        Note that there is no need to define CYGSEM_HAL_FRV_HW_DEBUG for
84
        the FRV_FRV400 target; while we do use Hardware Debug, we don't
85
        use *that* sort of hardware debug, specifically we do not use
86
        hardware single-step, because it breaks as soon as we exit debug
87
        mode, ie whilst we are still within the stub.  But vectors.S does
88
        the same tidy-up of machine state, conditioned on FVR400 instead.
89
 
90
2001-10-17  Gary Thomas  
91
 
92
        * src/frv_stub.c: Slight cleanup - only need |VLIW|+1 possible
93
        breakpoint locations.
94
 
95
2001-10-16  Gary Thomas  
96
 
97
        * src/vectors.S (_exception_return): Remove *bad* workaround code
98
        now that single step VLIW works properly.
99
 
100
        * src/frv_stub.c (__clear_single_step):
101
        (__single_step): Restructure to support VLIW sequences.
102
 
103
2001-10-15  Gary Thomas  
104
 
105
        * include/hal_arch.h: Remove [bogus] CYG_HAL_TABLE macros since
106
        the common ones work fine on this architecture.
107
 
108
        * src/vectors.S:
109
        * src/frv_stub.c:
110
        * cdl/hal_frv.cdl: Add CDL to describe various [hardware] debug
111
        options.
112
 
113
2001-10-01  Gary Thomas  
114
 
115
        * src/vectors.S: [FRV400] can't return from exception to a packed
116
        instruction - this yields illegal instruction.
117
 
118
2001-10-11  Gary Thomas  
119
 
120
        * cdl/hal_frv.cdl:
121
        * include/basetype.h:
122
        * include/hal_arch.h:
123
        * include/hal_intr.h:
124
        * include/frv_stub.h:
125
        * include/hal_io.h:
126
        * include/hal_cache.h:
127
        * src/frv_stub.c:
128
        * src/hal_mk_defs.c:
129
        * src/frv.ld:
130
        * src/hal_misc.c:
131
        * src/vectors.S:
132
        * src/context.S:
133
        * src/hal_syscall.c: New port for FRV architecture.
134
 
135
//===========================================================================
136
// ####GPLCOPYRIGHTBEGIN####
137
// -------------------------------------------
138
// This file is part of eCos, the Embedded Configurable Operating System.
139
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
140
//
141
// This program is free software; you can redistribute it and/or modify
142
// it under the terms of the GNU General Public License as published by
143
// the Free Software Foundation; either version 2 or (at your option) any
144
// later version.
145
//
146
// This program is distributed in the hope that it will be useful, but
147
// WITHOUT ANY WARRANTY; without even the implied warranty of
148
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
149
// General Public License for more details.
150
//
151
// You should have received a copy of the GNU General Public License
152
// along with this program; if not, write to the
153
// Free Software Foundation, Inc., 51 Franklin Street,
154
// Fifth Floor, Boston, MA  02110-1301, USA.
155
// -------------------------------------------
156
// ####GPLCOPYRIGHTEND####
157
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.