| 1 |
786 |
skrzyp |
#ifndef CYGONCE_PLF_INTS_H
|
| 2 |
|
|
#define CYGONCE_PLF_INTS_H
|
| 3 |
|
|
//==========================================================================
|
| 4 |
|
|
//
|
| 5 |
|
|
// plf_ints.h
|
| 6 |
|
|
//
|
| 7 |
|
|
// HAL extended support for platform specific interrupts
|
| 8 |
|
|
//
|
| 9 |
|
|
//==========================================================================
|
| 10 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 11 |
|
|
// -------------------------------------------
|
| 12 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 13 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
| 14 |
|
|
//
|
| 15 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 16 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 17 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 18 |
|
|
// version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 21 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License
|
| 26 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 30 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 31 |
|
|
// and link it with other works to produce a work based on this file,
|
| 32 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 33 |
|
|
// the GNU General Public License. However the source code for this file
|
| 34 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 35 |
|
|
// General Public License v2.
|
| 36 |
|
|
//
|
| 37 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 38 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 39 |
|
|
// -------------------------------------------
|
| 40 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 41 |
|
|
//==========================================================================
|
| 42 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 43 |
|
|
//
|
| 44 |
|
|
// Author(s): gthomas
|
| 45 |
|
|
// Contributors: gthomas
|
| 46 |
|
|
// Date: 2001-02-24
|
| 47 |
|
|
// Purpose: Define Interrupt support
|
| 48 |
|
|
// Description: The interrupt details for the MB93091 (FRV400) are defined here.
|
| 49 |
|
|
// Usage:
|
| 50 |
|
|
// #include <cyg/hal/plf_ints.h>
|
| 51 |
|
|
// ...
|
| 52 |
|
|
//
|
| 53 |
|
|
//
|
| 54 |
|
|
//####DESCRIPTIONEND####
|
| 55 |
|
|
//
|
| 56 |
|
|
//==========================================================================
|
| 57 |
|
|
|
| 58 |
|
|
// Define here extended support for this particular platform
|
| 59 |
|
|
|
| 60 |
|
|
// Interrupts are mapped onto "channels" by the interrupt controller
|
| 61 |
|
|
// The channel in turn is presented to the CPU as a "level" which can
|
| 62 |
|
|
// be masked. The eCos interrupt names below are for the default mapping
|
| 63 |
|
|
// of interrupt sources to channels.
|
| 64 |
|
|
|
| 65 |
|
|
#define CYGNUM_HAL_INTERRUPT_TIMER0 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_14
|
| 66 |
|
|
#define CYGNUM_HAL_INTERRUPT_TIMER1 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_13
|
| 67 |
|
|
#define CYGNUM_HAL_INTERRUPT_TIMER2 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_12
|
| 68 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMA0 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_11
|
| 69 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMA1 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_10
|
| 70 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMA2 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_9
|
| 71 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMA3 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_8
|
| 72 |
|
|
#define CYGNUM_HAL_INTERRUPT_UART0 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_2
|
| 73 |
|
|
#define CYGNUM_HAL_INTERRUPT_UART1 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_1
|
| 74 |
|
|
#define CYGNUM_HAL_INTERRUPT_EXT0 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_7
|
| 75 |
|
|
#define CYGNUM_HAL_INTERRUPT_EXT1 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_6
|
| 76 |
|
|
#define CYGNUM_HAL_INTERRUPT_EXT2 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_5
|
| 77 |
|
|
#define CYGNUM_HAL_INTERRUPT_EXT3 CYGNUM_HAL_VECTOR_EXTERNAL_INTERRUPT_LEVEL_4
|
| 78 |
|
|
|
| 79 |
|
|
#define CYGNUM_HAL_INTERRUPT_RTC CYGNUM_HAL_INTERRUPT_TIMER1
|
| 80 |
|
|
#define CYGNUM_HAL_INTERRUPT_SERIALA CYGNUM_HAL_INTERRUPT_UART0
|
| 81 |
|
|
#define CYGNUM_HAL_INTERRUPT_SERIALB CYGNUM_HAL_INTERRUPT_UART1
|
| 82 |
|
|
#define CYGNUM_HAL_INTERRUPT_LAN CYGNUM_HAL_INTERRUPT_EXT2
|
| 83 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIINTA CYGNUM_HAL_INTERRUPT_EXT1
|
| 84 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIINTB CYGNUM_HAL_INTERRUPT_EXT0
|
| 85 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIINTC CYGNUM_HAL_INTERRUPT_EXT1
|
| 86 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIINTD CYGNUM_HAL_INTERRUPT_EXT0
|
| 87 |
|
|
|
| 88 |
|
|
|
| 89 |
|
|
//----------------------------------------------------------------------------
|
| 90 |
|
|
// Reset.
|
| 91 |
|
|
#define HAL_PLATFORM_RESET() \
|
| 92 |
|
|
CYG_MACRO_START \
|
| 93 |
|
|
cyg_uint32 ctrl; \
|
| 94 |
|
|
\
|
| 95 |
|
|
/* By disabling interupts we will just hang in the loop below */ \
|
| 96 |
|
|
/* if for some reason the software reset fails. */ \
|
| 97 |
|
|
HAL_DISABLE_INTERRUPTS(ctrl); \
|
| 98 |
|
|
\
|
| 99 |
|
|
/* Software reset. */ \
|
| 100 |
|
|
HAL_WRITE_UINT32(_FRV400_HW_RESET, _FRV400_HW_RESET_HR); \
|
| 101 |
|
|
\
|
| 102 |
|
|
for(;;); /* hang here forever if reset fails */ \
|
| 103 |
|
|
CYG_MACRO_END
|
| 104 |
|
|
|
| 105 |
|
|
#define HAL_PLATFORM_RESET_ENTRY 0xFF000000
|
| 106 |
|
|
|
| 107 |
|
|
#endif // CYGONCE_PLF_INTS_H
|
