OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [frv/] [mb93091/] [current/] [include/] [plf_io.h] - Blame information for rev 794

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_PLF_IO_H
2
#define CYGONCE_PLF_IO_H
3
 
4
//=============================================================================
5
//
6
//      plf_io.h
7
//
8
//      Platform specific IO support
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    hmt, jskov 
46
// Contributors: hmt, jskov, gthomas
47
// Date:         1999-08-09
48
// Purpose:      Fujitsu FR-V400 PCI IO support macros
49
// Description: 
50
// Usage:        #include <cyg/hal/plf_io.h>
51
//
52
//####DESCRIPTIONEND####
53
//
54
//=============================================================================
55
 
56
#include CYGBLD_HAL_PLATFORM_H
57
#include CYGBLD_HAL_PLF_DEFS_H
58
 
59
#include <cyg/hal/hal_io.h>             // IO macros
60
#include <cyg/hal/plf_ints.h>           // Interrupt vectors
61
 
62
// Restrict device [slot] space
63
#define CYG_PCI_MAX_BUS                       1  // Only one BUS
64
#define CYG_PCI_MIN_DEV                      16  // Slots start at 16
65
#define CYG_PCI_MAX_DEV                      21  // ... and end at 20
66
 
67
//-----------------------------------------------------------------------------
68
// Resources
69
 
70
// Map PCI device resources starting from these addresses in PCI space.
71
#define HAL_PCI_ALLOC_BASE_MEMORY                 0x28000000
72
#define HAL_PCI_ALLOC_BASE_IO                     0x24000000
73
 
74
// This is where the PCI spaces are mapped in the CPU's address space.
75
#define HAL_PCI_PHYSICAL_MEMORY_BASE              0 // 0x28000000
76
#define HAL_PCI_PHYSICAL_IO_BASE                  0 // 0x24000000
77
 
78
// These seem to be defined multiple ways?
79
#define CYGMEM_SECTION_pci_window                 0x20000000
80
#define CYGMEM_SECTION_pci_window_SIZE            0x00100000
81
#define CYGHWR_HAL_FRV_FRV400_PCI_MEM_MAP_BASE    0x20000000
82
#define CYGHWR_HAL_FRV_FRV400_PCI_MEM_MAP_SIZE    0x00100000
83
 
84
// Initialize the PCI environment
85
externC void _mb93091_pci_init(void);
86
#define HAL_PCI_INIT() \
87
  _mb93091_pci_init()
88
 
89
// Translate the PCI interrupt requested by the device (INTA#, INTB#,
90
// INTC# or INTD#) to the associated CPU interrupt (i.e., HAL vector).
91
externC void _mb93091_pci_translate_interrupt(int bus, int devfn, int *vec, int *valid);
92
#define HAL_PCI_TRANSLATE_INTERRUPT( __bus, __devfn, __vec, __valid) \
93
  _mb93091_pci_translate_interrupt(__bus, __devfn, &__vec, &__valid)
94
 
95
// Read a value from the PCI configuration space of the appropriate
96
// size at an address composed from the bus, devfn and offset.
97
externC cyg_uint8 _mb93091_pci_cfg_read_uint8(int bus, int dev, int offset);
98
#define HAL_PCI_CFG_READ_UINT8( __bus, __devfn, __offset, __val )  \
99
  __val = _mb93091_pci_cfg_read_uint8(__bus, __devfn, __offset)
100
 
101
externC cyg_uint16 _mb93091_pci_cfg_read_uint16(int bus, int dev, int offset);
102
#define HAL_PCI_CFG_READ_UINT16( __bus, __devfn, __offset, __val )  \
103
  __val = _mb93091_pci_cfg_read_uint16(__bus, __devfn, __offset)
104
 
105
externC cyg_uint32 _mb93091_pci_cfg_read_uint32(int bus, int dev, int offset);
106
#define HAL_PCI_CFG_READ_UINT32( __bus, __devfn, __offset, __val )  \
107
  __val = _mb93091_pci_cfg_read_uint32(__bus, __devfn, __offset)
108
 
109
// Write a value to the PCI configuration space of the appropriate
110
// size at an address composed from the bus, devfn and offset.
111
externC void _mb93091_pci_cfg_write_uint8(int bus, int dev, int offset, cyg_uint8 val);
112
#define HAL_PCI_CFG_WRITE_UINT8( __bus, __devfn, __offset, __val ) \
113
  _mb93091_pci_cfg_write_uint8(__bus, __devfn, __offset, __val)
114
 
115
externC void _mb93091_pci_cfg_write_uint16(int bus, int dev, int offset, cyg_uint16 val);
116
#define HAL_PCI_CFG_WRITE_UINT16( __bus, __devfn, __offset, __val ) \
117
  _mb93091_pci_cfg_write_uint16(__bus, __devfn, __offset, __val)
118
 
119
externC void _mb93091_pci_cfg_write_uint32(int bus, int dev, int offset, cyg_uint32 val);
120
#define HAL_PCI_CFG_WRITE_UINT32( __bus, __devfn, __offset, __val ) \
121
  _mb93091_pci_cfg_write_uint32(__bus, __devfn, __offset, __val)
122
 
123
externC cyg_bool _mb93091_has_vdk;
124
 
125
//-----------------------------------------------------------------------------
126
// end of plf_io.h
127
#endif // CYGONCE_PLF_IO_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.