OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [h8300/] [edosk2674/] [current/] [cdl/] [hal_h8300_h8s_edosk2674.cdl] - Blame information for rev 817

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_h8300_h8s_edosk2674.cdl
4
#
5
#      EDOSK-2674 HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      yoshinori sato
43
# Original data:  yoshinori sato
44
# Contributors:
45
# Date:           2003-02-24
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
 
51
cdl_package CYGPKG_HAL_H8300_H8S_EDOSK2674 {
52
    display  "EDOSK2674"
53
    parent        CYGPKG_HAL_H8300
54
    requires CYGPKG_HAL_H8300_H8S
55
    implements CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
56
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
57
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
58
    define_header hal_h8300_h8s_edosk2674.h
59
    include_dir   cyg/hal
60
    description   "
61
           The edosk2674 HAL package provides the support needed to run
62
           eCos on a Hitach Micro System Europe EDOSK2674 evalution board."
63
 
64
    compile       hal_diag.c plf_misc.c delay_us.S
65
 
66
    define_proc {
67
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H "
68
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
69
 
70
        puts $::cdl_header "#define CYG_HAL_H8300"
71
        puts $::cdl_header "#define CYGNUM_HAL_H8300_SCI_PORTS 2"
72
        puts $::cdl_header "#define CYGHWR_HAL_VECTOR_TABLE 0xffbd00"
73
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"H8S\""
74
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"EDOSK-2674\""
75
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\""
76
    }
77
 
78
    cdl_component CYG_HAL_STARTUP {
79
        display       "Startup type"
80
        flavor        data
81
        legal_values  {"ROM" "RAM"}
82
        default_value {"ROM"}
83
        no_define
84
        define -file system.h CYG_HAL_STARTUP
85
        description   "
86
           When targetting the EDOSK2674 board it is possible to
87
           build the system for either RAM bootstrap or ROM bootstrap.
88
           RAM bootstrap generally requires that the board
89
           is equipped with ROMs containing a suitable ROM monitor or
90
           equivalent software that allows GDB to download the eCos
91
           application and extend Memory on to the board.
92
           The ROM bootstrap typically
93
           requires that the eCos application be blown into EPROMs or
94
           equivalent technology."
95
    }
96
 
97
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
98
        display      "Number of communication channels on the board"
99
        flavor       data
100
        calculated   1
101
    }
102
 
103
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
104
        display          "Debug serial port"
105
        flavor data
106
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
107
        default_value    0
108
        description      "
109
           The EDOSK2674 board has only one serial port. This option
110
           chooses which port will be used to connect to a host
111
           running GDB."
112
    }
113
 
114
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
115
        display          "Diagnostic serial port"
116
        flavor data
117
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
118
        default_value    0
119
        description      "
120
           The CQ/7708 board has only one serial port.  This option
121
           chooses which port will be used for diagnostic output."
122
    }
123
 
124
    # Real-time clock/counter specifics
125
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
126
        display       "Real-time clock constants."
127
        flavor        none
128
 
129
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
130
            display       "Real-time clock numerator"
131
            flavor        data
132
            calculated    1000000000
133
        }
134
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
135
            display       "Real-time clock denominator"
136
            flavor        data
137
            calculated    100
138
        }
139
        cdl_option CYGNUM_HAL_H8300_RTC_PRESCALE {
140
            display       "Real-time clock base prescale"
141
            flavor        data
142
            calculated    8192
143
        }
144
        # Isn't a nice way to handle freq requirement!
145
        cdl_option CYGNUM_HAL_RTC_PERIOD {
146
            display       "Real-time clock period"
147
            flavor        data
148
            calculated    10
149
        }
150
    }
151
 
152
    cdl_option CYGHWR_HAL_H8300_CPG_INPUT {
153
        display "OSC/Clock Freqency"
154
        flavor  data
155
        default_value 33000000
156
    }
157
 
158
    cdl_component CYGBLD_GLOBAL_OPTIONS {
159
        display "Global build options"
160
        flavor  none
161
        parent  CYGPKG_NONE
162
        description   "
163
            Global build options including control over
164
            compiler flags, linker flags and choice of toolchain."
165
 
166
 
167
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
168
            display "Global command prefix"
169
            flavor  data
170
            no_define
171
            default_value { "h8300-elf" }
172
            description "
173
                This option specifies the command prefix used when
174
                invoking the build tools."
175
        }
176
 
177
        cdl_option CYGBLD_GLOBAL_CFLAGS {
178
            display "Global compiler flags"
179
            flavor  data
180
            no_define
181
            default_value { CYGBLD_GLOBAL_WARNFLAGS . " -g -O2 -ms -mint32 -fsigned-char -fdata-sections -fno-rtti -fno-exceptions " }
182
            description   "
183
                This option controls the global compiler flags which
184
                are used to compile all packages by
185
                default. Individual packages may define
186
                options which override these global flags."
187
        }
188
 
189
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
190
            display "Global linker flags"
191
            flavor  data
192
            no_define
193
            default_value { "-g -nostdlib -Wl,--gc-sections -Wl,-static -mrelax -ms -mint32" }
194
            description   "
195
                This option controls the global linker flags. Individual
196
                packages may define options which override these global flags."
197
        }
198
        cdl_option CYGBLD_BUILD_GDB_STUBS {
199
            display "Build GDB stub ROM image"
200
            default_value 0
201
            requires CYGSEM_HAL_ROM_MONITOR
202
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
203
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
204
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
205
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
206
            no_define
207
            description "
208
                This option enables the building of the GDB stubs for the
209
                board. The common HAL controls takes care of most of the
210
                build process, but the final conversion from ELF image to
211
                binary data is handled by the platform CDL, allowing
212
                relocation of the data if necessary."
213
 
214
            make -priority 320 {
215
                /bin/gdb_module.bin : /bin/gdb_module.img
216
                $(OBJCOPY) -O binary $< $@
217
            }
218
        }
219
    }
220
 
221
    cdl_component CYGHWR_MEMORY_LAYOUT {
222
        display "Memory layout"
223
        flavor data
224
        no_define
225
        calculated { CYG_HAL_STARTUP == "RAM" ? "h8300_h8s_edosk2674_ram" : \
226
                                                "h8300_h8s_edosk2674_rom" }
227
 
228
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
229
            display "Memory layout linker script fragment"
230
            flavor data
231
            no_define
232
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
233
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
234
                                                    "" }
235
        }
236
 
237
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
238
            display "Memory layout header file"
239
            flavor data
240
            no_define
241
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
242
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
243
                                                    "" }
244
        }
245
    }
246
    cdl_option CYGSEM_HAL_ROM_MONITOR {
247
        display       "Behave as a ROM monitor"
248
        flavor        bool
249
        default_value 0
250
        parent        CYGPKG_HAL_ROM_MONITOR
251
        requires      { CYG_HAL_STARTUP == "ROM" }
252
        description   "
253
            Enable this option if this program is to be used as a ROM monitor,
254
            i.e. applications will be loaded into RAM on the board, and this
255
            ROM monitor may process exceptions or interrupts generated from the
256
            application. This enables features such as utilizing a separate
257
            interrupt stack when exceptions are generated."
258
    }
259
    cdl_option CYGHWR_HAL_H8300_VECTOR_ADDRESS {
260
        display       "Hook Vector Address"
261
        flavor        data
262
        default_value 0xffbe00
263
        active_if CYGSEM_HAL_H8300_VECTOR_HOOK
264
        parent        CYGPKG_HAL_ROM_MONITOR
265
        description   "
266
            Hooking Vector Table Address"
267
    }
268
    cdl_option CYGHAL_PLF_SCI_BASE {
269
        display "SCI Base address"
270
        flavor data
271
        default_value 0xffff88
272
        description   "
273
            Used SCI Channel base address."
274
    }
275
    cdl_option CYGDAT_REDBOOT_H8300_LINUX_COMMAND_START {
276
        display        "Default kernel command line start address"
277
        flavor         data
278
        default_value  0xbffe00
279
        description    "
280
           This option uClinux kernel command line start address of default."
281
    }
282
 
283
    cdl_option CYGDAT_REDBOOT_H8300_LINUX_BOOT_COMMAND_LINE {
284
        display        "Default command line"
285
        flavor         data
286
        default_value  { "console=/dev/ttySC2" }
287
        description    "
288
           This option uClinux kernel startup command line of default."
289
    }
290
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.