OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [m68k/] [mcf52xx/] [mcf5272/] [m5272c3/] [current/] [src/] [platform.c] - Blame information for rev 838

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//=============================================================================
2
//
3
//      platform.c
4
//
5
//      M5272C3 platform code
6
//
7
//=============================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 2003, 2004, 2006, 2008 Free Software Foundation, Inc.      
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//=============================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   bartv
43
// Date:        2003-06-04
44
//
45
//####DESCRIPTIONEND####
46
//=============================================================================
47
 
48
#include <pkgconf/system.h>
49
#include <pkgconf/hal.h>
50
#include <pkgconf/hal_m68k_m5272c3.h>
51
#include <cyg/hal/hal_arch.h>
52
#include <cyg/hal/hal_intr.h>
53
#include <cyg/hal/hal_cache.h>
54
#include <cyg/hal/hal_io.h>
55
#include <cyg/hal/hal_diag.h>
56
#include <cyg/hal/hal_if.h>
57
 
58
// ----------------------------------------------------------------------------
59
// Platform initialization. This is called early on from
60
// hal_m68k_startup(), once the C environment has been set up. We are
61
// running on the startup stack and interrupts are disabled. It is
62
// assumed that the memory map is already sane - either the ROM
63
// monitor or the assembler startup code should have taken care of
64
// that.
65
//
66
// For ROM/ROMFFE startup the assumption is that we have just come
67
// out of reset, either because of a hard reset or because a soft
68
// reset activated the watchdog. Hence we can assume all peripherals
69
// are at their default settings.
70
 
71
void
72
hal_m68k_m5272c3_init(void)
73
{
74
    // Start with the hardware. If this code is reached from a hard
75
    // reset, RedBoot or dBUG then most of the hardware should be in a
76
    // reasonable state. For a soft reset assume that the watchdog has
77
    // been used so again everything should be in a reasonable state.
78
    // Hence we only need to worry about registers where the default
79
    // settings are inappropriate.
80
 
81
    // After a power-up the ethernet phy needs a bit of time to negotiate
82
    // the link. Without this delay packets appear to go out but are
83
    // just lost, which is a problem for bootp.
84
#if defined(CYGPKG_DEVS_ETH_MCFxxxx) && (defined(CYG_HAL_STARTUP_ROM) || defined(CYG_HAL_STARTUP_ROMFFE))
85
    HAL_DELAY_US(10000);
86
#endif    
87
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.