OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [mips/] [malta/] [current/] [ChangeLog] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2004-04-22  Jani Monoses 
2
 
3
         * cdl/hal_mips_malta.cdl :
4
         Invoke tail with stricter syntax that works in latest coreutils.
5
 
6
2004-01-14  Nick Garnett  
7
 
8
        * src/plf_misc.c (hal_platform_init): Changed capitalization of
9
        "eCos" displayed on ASCII display.
10
        (cyg_hal_plf_pci_init): Added call to cyg_pci_init() before call
11
        to cyg_pci_configure_bus().
12
 
13
        * include/plf_io.h (HAL_PCI_TRANSLATE_INTERRUPT): Added special
14
        case for on-board Ethernet device. It doesn't seem it obey the
15
        rules.
16
 
17
        * include/plf_intr.h (HAL_INTERRUPT_ACKNOWLEDGE): Added
18
        acknowledgement for interrupts in interrupt controller.
19
 
20
2003-09-21  Gary Thomas  
21
 
22
        * misc/redboot_RAM.ecm:
23
        * misc/redboot_RAM_5kc.ecm:
24
        * misc/redboot_ROM.ecm:
25
        * misc/redboot_ROM_5kc.ecm:  Adjust for changes in RedBoot
26
        template - DNS now must be enabled manually.
27
 
28
2003-09-20  Gary Thomas  
29
 
30
        * src/plf_misc.c: IDE init needs to return number of controllers found.
31
 
32
2003-07-18  Nick Garnett  
33
 
34
        * cdl/hal_mips_malta.cdl:
35
        Changed values for CYGNUM_HAL_RTC_NUMERATOR,
36
        CYGNUM_HAL_RTC_DENOMINATOR and CYGNUM_HAL_RTC_PERIOD to
37
        "default_value" from "calculated". This makes it easier
38
        to change these values globally.
39
 
40
2002-08-06  Gary Thomas  
41
2002-08-06  Motoya Kurotsu 
42
 
43
        * src/ser16c550c.c: I/O channel data can't be constant - contains
44
        timeout information which can be changed.
45
 
46
2002-02-11  Jesper Skov  
47
 
48
        * include/platform.inc: Added hal_intc_translate that knows about
49
        the special trampoline code.
50
 
51
        * include/plf_intr.h: Updated comment.
52
 
53
2002-02-05  Jesper Skov  
54
 
55
        * include/plf_intr.h: Always define the vectors, regardless of
56
        chaining configuration.
57
 
58
2002-01-31  Jesper Skov  
59
 
60
        * src/platform.S (hal_isr_springboard_southbridge): Apply mask to
61
        interrupt flags - I've seen requests set for masked
62
        interrupts. Also don't check the slave controller unless the
63
        cascade request is set.
64
 
65
2001-12-06  Nick Garnett  
66
 
67
        * images/redboot_RAM_5kc.elf
68
        * images/redboot_RAM_5kc.srec
69
        * images/redboot_ROM_5kc.elf
70
        * images/redboot_ROM_5kc.fl
71
        * images/redboot_ROM_5kc.srec
72
        Added these images for 5kc target.
73
 
74
        * images/redboot_RAM.elf
75
        * images/redboot_RAM.srec
76
        * images/redboot_ROM.elf
77
        * images/redboot_ROM.fl
78
        * images/redboot_ROM.srec
79
        Updated these images to match the 5kc ones. These images are for
80
        Malta boards with the 4kc processor. These will actually run in a
81
        5kc, but will treat it as a 32bit CPU, and will not provide 64bit
82
        state to GDB.
83
 
84
2001-12-04  Nick Garnett  
85
 
86
        * misc/redboot_ROM.ecm: Commented out CYGSEM_REDBOOT_DISK_ISO9660
87
        since its presence causes CDL and compilation errors.
88
 
89
2001-11-06  Mark Salter  
90
 
91
        * misc/redboot_ROM.ecm: Cleanup to support both mips32 and mips64.
92
        * misc/redboot_RAM.ecm: Ditto.
93
 
94
2001-10-31  Jonathan Larmour  
95
 
96
        * cdl/hal_mips_malta.cdl: Indicate support of variable baud rates.
97
 
98
2001-07-24  Mark Salter  
99
 
100
        * src/plf_misc.c (cyg_hal_plf_ide_init): New function to enable IDE
101
        controllers.
102
        (cyg_hal_plf_pci_init): Move ISA bridge setup from cyg_hal_plf_pci_init
103
        * include/plf_io.h: Add IDE i/f macros.
104
        * cdl/hal_mips_malta.cdl: Now implements CYGINT_HAL_PLF_IF_IDE.
105
 
106
2001-07-17  David Woodhouse 
107
 
108
        * src/redboot_cmds.c: Remove. Superseded by generic MIPS exec.
109
        * cdl/hal_mips_malta.cdl: Remove reference to $1
110
 
111
2001-07-13  Jesper Skov  
112
 
113
        * include/plf_io.h (HAL_PCI_ALLOC_BASE_IO): Reserve 64kB for
114
        southbridge instead of 8kB.
115
 
116
2001-07-12  Jesper Skov  
117
 
118
        * include/plf_io.h: Fix errors.
119
 
120
2001-07-05  Jesper Skov  
121
 
122
        * include/plf_io.h: Added PCI/CPU address translation macros.
123
 
124
2001-06-27  Mark Salter  
125
 
126
        * misc/redboot_RAM.ecm (CYGSEM_REDBOOT_BSP_SYSCALLS): Enable GNUPro
127
        syscalls.
128
        * misc/redboot_ROM.ecm (CYGSEM_REDBOOT_BSP_SYSCALLS): Ditto.
129
 
130
2001-06-06  Jesper Skov  
131
 
132
        * include/plf_io.h (HAL_PCI_TRANSLATE_INTERRUPT): Defined.
133
 
134
        * include/plf_intr.h: Made safe to include from assembly files.
135
        * src/plf_mk_defs.c (main): Deleted interrupt vector definitions.
136
 
137
        * src/ser16c550c.c: Fix warning.
138
 
139
        * src/platform.S: Add .noreorder statements.
140
 
141
2001-06-05  Jesper Skov  
142
 
143
        * src/platform.S (hal_isr_springboard_southbridge): Use delay
144
        slots, return 0 for spurious interrupts.
145
 
146
2001-06-01  Jesper Skov  
147
 
148
        * src/plf_mk_defs.c: Added CYGNUM_HAL_INTERRUPT_CASCADE.
149
 
150
        * src/plf_misc.c (hal_init_irq): Fix enabling of cascading
151
        interrupts from secondary controller.
152
 
153
        * src/platform.S (hal_isr_springboard_southbridge): Fixed decoding
154
        of secondary sources. Bail out on spurious interrups.
155
 
156
2001-04-26  Mark Salter  
157
 
158
        * include/plf_io.h (HAL_PCI_ALLOC_BASE_MEMORY): Fix typo.
159
 
160
        * cdl/hal_mips_malta.cdl (CYGNUM_HAL_RTC_PERIOD): Fix calculation to
161
        be based on one half of the CPU clock frequency.
162
 
163
2001-04-23  Mark Salter  
164
 
165
        * include/plf_io.h: Adjust PCI memory and io base constants so that
166
        CPU/PCI addresses match the GT64120 setup. Change PCI memory alloc
167
        base to allow for memory used by south bridge.
168
 
169
2001-04-11  Jesper Skov  
170
 
171
        * src/plf_mk_defs.c: Added a few more defs.
172
 
173
        * src/platform.S: Added southbridge springboard for interrupt
174
        decoding.
175
 
176
        * include/plf_io.h: Carve out a bit of memory at 0 in the PCI IO
177
        space. Otherwise PCI devices get assigned space which the lana
178
        southbridge is hardwired to.  Also moved PCI register defs to this
179
        file.
180
 
181
        * src/plf_misc.c: Added PCI interrupt routing setup.
182
 
183
2001-04-10  Jesper Skov  
184
 
185
        * src/ser16c550c.c (cyg_hal_plf_serial_init_channel): Allow
186
        interrupts.
187
 
188
        * include/plf_io.h (HAL_PIIX4_ELCR2): Fix typo.
189
 
190
        * src/plf_misc.c (hal_init_irq): Added.
191
        (hal_init_irq): Use byte access to SERIRQ.
192
 
193
        * include/plf_io.h: Replaced interrupt definitions.
194
 
195
        * include/plf_intr.h: Proper interrupt handling.
196
 
197
        * include/platform.inc: Removed hal_intc_decode.
198
 
199
        * misc/redboot_RAM.ecm: Added decompression support.
200
        * misc/redboot_ROM.ecm: Same.
201
 
202
        * include/pkgconf/mlt_mips_malta_ram.mlt: Give RedBoot even more
203
        space.
204
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
205
        * include/pkgconf/mlt_mips_malta_ram.h:   Same.
206
 
207
2001-04-09  Jesper Skov  
208
 
209
        * include/pkgconf/mlt_mips_malta_ram.h: Changed base address.
210
        * include/pkgconf/mlt_mips_malta_ram.mlt: Same.
211
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
212
 
213
        * misc/redboot_ROM.ecm: Updated.
214
 
215
        * include/pkgconf/mlt_mips_malta_rom.h: Updated.
216
        * include/pkgconf/mlt_mips_malta_rom.ldi: Same.
217
        * include/pkgconf/mlt_mips_malta_rom.mlt: Same.
218
        * include/pkgconf/mlt_mips_malta_ram.h: Updated.
219
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
220
        * include/pkgconf/mlt_mips_malta_ram.mlt: Same.
221
 
222
        * src/plf_mk_defs.c: Added.
223
        * cdl/hal_mips_malta.cdl: Build mk_defs file.
224
        * src/platform.S: Get table size def from header.
225
 
226
2001-04-03  Jesper Skov  
227
 
228
        * misc/redboot_RAM.ecm: Added net packages.
229
 
230
        * include/pkgconf/mlt_mips_malta_ram.h: Hacked in some PCI memory.
231
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
232
 
233
2001-04-02  Jesper Skov  
234
 
235
        * src/ser16c550c.c: Removed debug channel definitions, added
236
        second port.
237
 
238
        * include/plf_intr.h: Removed UART vector.
239
 
240
        * src/plf_misc.c: Moved SMSC superIO init code...
241
        * src/smsc37m81x.c (cyg_hal_init_superIO): to here.
242
        * cdl/hal_mips_malta.cdl: Compile new file.
243
 
244
2001-03-23  Jesper Skov  
245
 
246
        * src/plf_misc.c (hal_platform_init): Initialize PIIX4 and set up
247
        COM1 for the SMSC SuperIO part. Now we have serial output. Wohoo!
248
 
249
        * include/plf_io.h: Added a few new definitions.
250
 
251
        * src/platform.S: Enable Galileo as PCI master. Make all PCI IO be
252
        offset from zero to make PIIX4 happy.
253
 
254
        * include/plf_intr.h (CYGNUM_HAL_INTERRUPT_EXTERNAL_BASE): Added.
255
 
256
        * misc/redboot_ROM.ecm: Updated.
257
 
258
        * src/platform.S: Use correct ISR count (hack).
259
 
260
        * include/platform.inc: Remove RAM SDRAM init hack.
261
 
262
        * src/platform.S: SDP: Fix sizing logic.
263
 
264
        * include/plf_io.h (HAL_SPD_GET_SDRAM_WIDTH): Changed to width of
265
        DIMM instead of width of individual SDRAM devices.
266
 
267
2001-03-22  Jesper Skov  
268
 
269
        * src/platform.S: Remove some of the hacks.
270
 
271
        * include/plf_io.h (HAL_I2C_READ, HAL_I2C_WRITE): Get these right,
272
        and the code works. Sheesh!
273
 
274
        * src/platform.S: Minor tweaks to make I2C code match that in
275
        YAMON. Still doesn't work though.
276
 
277
        * include/platform.inc: Hacked to enable SDRAM init.
278
 
279
        * src/platform.S: Rewrote to use simpler macros.
280
 
281
        * src/plf_misc.c: Removed some CYGMON stuff.
282
 
283
        * include/plf_io.h: Added simpler definitions for I2C access.
284
 
285
        * src/plf_misc.c (hal_platform_init): Fix warning.
286
 
287
        * src/platform.S: Rewrote I2C code for FPGA controller.
288
 
289
        * include/pkgconf/mlt_mips_malta_rom.h: Updated.
290
        * include/pkgconf/mlt_mips_malta_rom.mlt: Same.
291
        * include/pkgconf/mlt_mips_malta_rom.ldi: Same.
292
 
293
        * include/plf_io.h: Added I2C definitions for FPGA I2C
294
        controller.
295
 
296
        * cdl/hal_mips_malta.cdl: Added clock option.
297
 
298
2001-03-21  Jesper Skov  
299
 
300
        * misc/redboot_RAM.ecm: Updated.
301
 
302
        * src/plf_misc.c: Always init PCI. Wait for reset.
303
 
304
2001-03-20  Jesper Skov  
305
 
306
        * src/ser16c550c.c: Work with either the debug UART (untested) or
307
        the SuperIO controllers. Clean up baud rate stuff.
308
 
309
        * src/plf_misc.c (cyg_hal_plf_pci_init): Disable init code for
310
        now.
311
 
312
        * include/platform.inc: Removed ROMRAM startup stuff.
313
 
314
        * cdl/hal_mips_malta.cdl: Changed some default settings.
315
 
316
        * src/plf_misc.c: Removed test code and CYGMON init code.
317
 
318
        * misc/redboot_RAM.ecm: Updated with new options.
319
 
320
        * src/ser16c550c.c: Changes to use SuperIO in PCI space.
321
 
322
        * cdl/hal_mips_malta.cdl: Replace old baud rate options with
323
        CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD.
324
        * src/redboot_cmds.c (do_exec): Use
325
        CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD.
326
 
327
        * Package cloned from Atlas package.
328
 
329
//===========================================================================
330
// ####GPLCOPYRIGHTBEGIN####
331
// -------------------------------------------
332
// This file is part of eCos, the Embedded Configurable Operating System.
333
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
334
//
335
// This program is free software; you can redistribute it and/or modify
336
// it under the terms of the GNU General Public License as published by
337
// the Free Software Foundation; either version 2 or (at your option) any
338
// later version.
339
//
340
// This program is distributed in the hope that it will be useful, but
341
// WITHOUT ANY WARRANTY; without even the implied warranty of
342
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
343
// General Public License for more details.
344
//
345
// You should have received a copy of the GNU General Public License
346
// along with this program; if not, write to the
347
// Free Software Foundation, Inc., 51 Franklin Street,
348
// Fifth Floor, Boston, MA  02110-1301, USA.
349
// -------------------------------------------
350
// ####GPLCOPYRIGHTEND####
351
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.