OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [mips/] [tx49/] [current/] [cdl/] [hal_mips_tx49.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_mips_tx49.cdl
4
#
5
#      MIPS/TX49 variant architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      jskov
43
# Original data:  bartv, nickg
44
# Contributors:
45
# Date:           2000-05-15
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
 
51
cdl_package CYGPKG_HAL_MIPS_TX49 {
52
    display       "TX49 variant"
53
    parent        CYGPKG_HAL_MIPS
54
    hardware
55
    include_dir   cyg/hal
56
    define_header hal_mips_tx49.h
57
    description   "
58
           The TX49 architecture HAL package provides generic support
59
           for this processor architecture. It is also necessary to
60
           select a specific target platform HAL package."
61
 
62
    cdl_component CYGPKG_HAL_MIPS_TX4955 {
63
        display       "TX4955 microprocessor"
64
        default_value 1
65
        implements    CYGINT_HAL_MIPS_VARIANT
66
        description "
67
            The TMPR4955F microprocessor. This is an embedded part that in
68
            addition to the TX49 processor core has built in peripherals
69
            such as memory controllers, DMA controllers, serial ports and
70
            timers/counters."
71
 
72
        define_proc {
73
            # Sizes are configurable (on the core). Should be configurable.
74
            puts $::cdl_header "#define CYGHWR_HAL_DCACHE_SIZE 32768"
75
            puts $::cdl_header "#define CYGHWR_HAL_ICACHE_SIZE 32768"
76
        }
77
 
78
        cdl_option CYGHWR_HAL_MIPS_64BIT {
79
            display    "Variant 64 bit architecture support"
80
            description "
81
                While the TX49 is a 64bit CPU, only its 32bit mode is
82
                currently supported in eCos."
83
            calculated 0
84
        }
85
 
86
        # This is optional (on the core). Should be configurable.
87
        cdl_option CYGHWR_HAL_MIPS_FPU {
88
            display    "Variant FPU support"
89
            calculated 1
90
        }
91
 
92
        cdl_interface CYGINT_HAL_MIPS_FPU_64BIT {
93
            display "Variant 64 bit FPU support interface"
94
        }
95
 
96
        cdl_option CYGHWR_HAL_MIPS_FPU_64BIT {
97
            display    "Variant 64 bit FPU support"
98
            calculated { CYGINT_HAL_MIPS_FPU_64BIT == 1 ? 1 : 0 }
99
        }
100
 
101
        cdl_option CYGHWR_HAL_MIPS_FPU_32BIT {
102
            display    "Variant 32 bit FPU support"
103
            calculated { CYGINT_HAL_MIPS_FPU_64BIT == 0 ? 1 : 0 }
104
        }
105
 
106
        # FGRn+1 is most significant part of the FGRn&FGRn+1 pair of FPRn/2
107
        # This is true for BE mips2 mode at least. Not sure about fp64 mode
108
        cdl_option CYGPKG_HAL_MIPS_DOUBLE_LSBFIRST {
109
            active_if CYGHWR_HAL_MIPS_FPU_32BIT
110
            calculated 1
111
        }
112
 
113
        cdl_interface CYGINT_HAL_MIPS_MSBFIRST {
114
            no_define
115
            display    "CPU Variant big-endian interface"
116
        }
117
 
118
        cdl_option CYGPKG_HAL_MIPS_MSBFIRST {
119
            display    "CPU Variant big-endian"
120
            calculated { CYGINT_HAL_MIPS_MSBFIRST == 0 ? 0 : 1 }
121
        }
122
 
123
        cdl_option CYGPKG_HAL_MIPS_LSBFIRST {
124
            display    "CPU Variant little-endian"
125
            calculated { CYGINT_HAL_MIPS_MSBFIRST != 0 ? 0 : 1 }
126
        }
127
    }
128
 
129
    define_proc {
130
        puts $::cdl_header "#include "
131
    }
132
 
133
    compile       var_misc.c variant.S
134
 
135
    make {
136
        /lib/target.ld: /src/mips_tx49.ld
137
        $(CC) -E -P -Wp,-MD,target.tmp -DEXTRAS=1 -xc $(INCLUDE_PATH) $(CFLAGS) -o $@ $<
138
        @echo $@ ": \\" > $(notdir $@).deps
139
        @tail -n +2 target.tmp >> $(notdir $@).deps
140
        @echo >> $(notdir $@).deps
141
        @rm target.tmp
142
    }
143
 
144
    cdl_option CYGBLD_LINKER_SCRIPT {
145
        display "Linker script"
146
        flavor data
147
        no_define
148
        calculated  { "src/mips_tx49.ld" }
149
    }
150
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.