OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [mn10300/] [am31/] [current/] [include/] [var_arch.h] - Blame information for rev 853

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_VAR_ARCH_H
2
#define CYGONCE_HAL_VAR_ARCH_H
3
 
4
//==========================================================================
5
//
6
//      var_arch.h
7
//
8
//      Architecture specific abstractions
9
//
10
//==========================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    nickg
46
// Contributors: nickg
47
// Date:         1999-02-17
48
// Purpose:      Define architecture abstractions
49
// Description:  This file contains any extra or modified definitions for
50
//               this variant of the architecture.
51
// Usage:        #include <cyg/hal/var_arch.h>
52
//              
53
//####DESCRIPTIONEND####
54
//
55
//==========================================================================
56
 
57
#include <pkgconf/hal.h>
58
#include <cyg/infra/cyg_type.h>
59
 
60
//--------------------------------------------------------------------------
61
// Processor saved states:
62
 
63
typedef struct HAL_SavedRegisters
64
{
65
    // These are common to all saved states and are in the order
66
    // stored and loaded by the movm instruction.
67
    CYG_ADDRWORD        vector;         /* Vector number/dummy          */
68
    CYG_ADDRWORD        lar;            /* Loop address register        */
69
    CYG_ADDRWORD        lir;            /* Loop instruction register    */
70
    CYG_ADDRWORD        mdr;            /* Multiply/Divide register     */
71
    CYG_ADDRWORD        a1;
72
    CYG_ADDRWORD        a0;
73
    CYG_ADDRWORD        d1;
74
    CYG_ADDRWORD        d0;
75
    CYG_ADDRWORD        a3;
76
    CYG_ADDRWORD        a2;
77
    CYG_ADDRWORD        d3;
78
    CYG_ADDRWORD        d2;
79
 
80
    /* On interrupts the PC and PSW are pushed automatically by the     */
81
    /* CPU and SP is pushed for debugging reasons. On a thread switch   */
82
    /* the saved context is made to look the same.                      */
83
 
84
    CYG_ADDRWORD  sp;             /* Saved copy of SP in some states      */
85
    CYG_ADDRWORD  psw;            /* Status word                          */
86
    CYG_ADDRWORD  pc;             /* Program Counter                      */
87
 
88
} HAL_SavedRegisters;
89
 
90
//--------------------------------------------------------------------------
91
#endif // CYGONCE_HAL_VAR_ARCH_H
92
// End of var_arch.h

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.