OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [mn10300/] [am33/] [current/] [cdl/] [hal_mn10300_am33.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_mn10300_am33.cdl
4
#
5
#      MN10300/AM33 variant architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      jskov
43
# Original data:  nickg
44
# Contributors:   dmoseley
45
# Date:           1999-11-02
46
#
47
#####DESCRIPTIONEND####
48
#
49
# ====================================================================
50
 
51
cdl_package CYGPKG_HAL_MN10300_AM33 {
52
    display "MN10300 AM33 variant"
53
    parent        CYGPKG_HAL_MN10300
54
    implements    CYGINT_HAL_MN10300_VARIANT
55
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
56
    implements    CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT
57
    hardware
58
    include_dir   cyg/hal
59
    define_header hal_mn10300_am33.h
60
    description   "
61
           The MN10300 AM33 variant HAL package provides generic
62
           support for this processor architecture. It is also
63
           necessary to select a specific target platform HAL
64
           package."
65
 
66
    cdl_option CYGHWR_HAL_MN10300_AM33_REVISION {
67
        display       "AM33 architecture revision"
68
        flavor        data
69
        if {1} {
70
                legal_values  {1 2}
71
                default_value {1}
72
        } else {
73
        calculated {1}
74
        }
75
        description   "
76
            The AM33 architecture revision."
77
    }
78
 
79
    define_proc {
80
        puts $::cdl_header "#include "
81
    }
82
 
83
    compile       var_misc.c variant.S am33_serial.c
84
 
85
    cdl_option CYGHWR_HAL_MN10300_PROCESSOR_OSC {
86
        display       "Processor Oscillator input"
87
        flavor        data
88
        legal_values  16666667 to 33333333
89
        default_value { CYGHWR_HAL_MN10300_PROCESSOR_OSC_DEFAULT ?
90
                        CYGHWR_HAL_MN10300_PROCESSOR_OSC_DEFAULT : 25000000}
91
        description   "
92
           The MN10300 processor can run at various frequencies. These
93
           values are expressed in Hz.  Note that there are several
94
           steppings of the MN10300 rated to run at different maximum
95
           frequencies.  Check the specs to make sure that your
96
           particular processor can run at the rate you select here."
97
    }
98
 
99
    # Real-time clock/counter specifics
100
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
101
        display       "Real-time clock constants."
102
        description   "
103
            The NUMERATOR divided by the DENOMINATOR gives the number of
104
            nanoseconds per tick. The PERIOD is the divider to be programmed
105
            into a hardware timer that is driven from an appropriate hardware
106
            clock, such that the timer overflows once per tick (normally
107
            generating a CPU interrupt to mark the end of a tick). The tick
108
            rate is typically 100Hz.
109
            The clock is generated with onboard 16-bit timers TM4 and TM5
110
            cascaded together to form a 32-bit timer."
111
        flavor none
112
 
113
        cdl_option CYGHWR_HAL_MN10300_IOCLK_SPEED {
114
            display          "Processor I/O clock speed (Hz)"
115
            flavor           data
116
            calculated       CYGHWR_HAL_MN10300_PROCESSOR_OSC
117
            description      "
118
                The processor I/O clock speed, from which onboard timers can
119
                draw their sources."
120
        }
121
 
122
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
123
            display       "Real-time clock numerator"
124
            flavor        data
125
            default_value (1000 * 1000 * 1000)
126
        }
127
 
128
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
129
            display       "Real-time clock denominator"
130
            flavor        data
131
            default_value 100
132
            description   "
133
              This option selects the heartbeat rate for the real-time clock.
134
              The rate is specified in ticks per second.  Change this value
135
              with caution - too high and your system will become saturated
136
              just handling clock interrupts, too low and some operations
137
              such as thread scheduling may become sluggish."
138
        }
139
 
140
        cdl_option CYGNUM_HAL_RTC_PERIOD {
141
            display       "Real-time clock divisor"
142
            flavor        data
143
            default_value (CYGHWR_HAL_MN10300_IOCLK_SPEED / CYGNUM_HAL_RTC_DENOMINATOR)
144
        }
145
    }
146
 
147
    cdl_option CYGHWR_HAL_MN10300_VSR_TABLE_BASE {
148
        display       "AM33 VSR table base address"
149
        flavor        data
150
        calculated    { CYGHWR_HAL_MN10300_PLATFORM_VSR_TABLE_BASE ?
151
                        CYGHWR_HAL_MN10300_PLATFORM_VSR_TABLE_BASE : \
152
                        (CYGHWR_HAL_MN10300_AM33_REVISION > 1) ? 0x90000000 : 0x50000100 }
153
        description   "
154
            Base address of the VSR table."
155
    }
156
 
157
    cdl_option CYGHWR_HAL_MN10300_VV_TABLE_BASE {
158
        display       "AM33 Virtual Vectors table base address"
159
        flavor        data
160
        calculated    { CYGHWR_HAL_MN10300_PLATFORM_VV_TABLE_BASE ?
161
                        CYGHWR_HAL_MN10300_PLATFORM_VV_TABLE_BASE : \
162
                        CYGHWR_HAL_MN10300_PLATFORM_VSR_TABLE_BASE + 0x100 }
163
        description   "
164
            Base address of the virtual vectors table."
165
    }
166
 
167
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
168
        display      "Default console channel."
169
        flavor       data
170
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
171
        calculated   0
172
    }
173
 
174
    cdl_option CYGNUM_HAL_AM33_SERIAL_CHANNELS {
175
        display      "Number of AM33 serial ports used on the board"
176
        flavor       data
177
        calculated   { (CYGSEM_HAL_AM33_PLF_USES_SERIAL0 && CYGSEM_HAL_AM33_PLF_USES_SERIAL1) ? 2 : \
178
                       (CYGSEM_HAL_AM33_PLF_USES_SERIAL0 || CYGSEM_HAL_AM33_PLF_USES_SERIAL1) ? 1 : \
179
 
180
    }
181
 
182
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
183
        display      "Number of communication channels on the board"
184
        flavor       data
185
        calculated   { CYGNUM_HAL_AM33_SERIAL_CHANNELS + \
186
                       CYGNUM_HAL_AM33_PLF_SERIAL_CHANNELS }
187
    }
188
 
189
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
190
        display          "Debug serial port"
191
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
192
        flavor data
193
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
194
        default_value    0
195
        description      "
196
            This option chooses which port will be used to connect to a host
197
            running GDB."
198
     }
199
 
200
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
201
         display          "Diagnostic serial port"
202
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
203
         flavor data
204
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
205
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
206
         description      "
207
            The AM33 board has two serial ports.  This option
208
            chooses which port will be used for diagnostic output."
209
     }
210
 
211
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
212
        display       "Diagnostic serial port baud rate"
213
        flavor        data
214
        legal_values  9600 19200 38400 57600 115200
215
        default_value 115200
216
        description   "
217
            This option selects the baud rate used for the diagnostic port.
218
            Note: this should match the value chosen for the GDB port if the
219
            diagnostic and GDB port are the same."
220
    }
221
 
222
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
223
        display       "Debug serial port baud rate"
224
        flavor        data
225
        legal_values  9600 19200 38400 57600 115200
226
        default_value 115200
227
        description   "
228
            This option selects the baud rate used for the GDB port."
229
    }
230
 
231
    make {
232
        /lib/target.ld: /src/mn10300_am33.ld
233
        $(CC) -E -P -Wp,-MD,target.tmp -DEXTRAS=1 -xc $(INCLUDE_PATH) $(CFLAGS) -o $@ $<
234
        @echo $@ ": \\" > $(notdir $@).deps
235
        @tail -n +2 target.tmp >> $(notdir $@).deps
236
        @echo >> $(notdir $@).deps
237
        @rm target.tmp
238
    }
239
 
240
    cdl_option CYGBLD_LINKER_SCRIPT {
241
        display "Linker script"
242
        flavor data
243
        no_define
244
        calculated  { "src/mn10300_am33.ld" }
245
    }
246
 
247
    cdl_option CYGSEM_HAL_UNCACHED_FLASH_ACCESS {
248
        display       "Caching needn't be disabled to access flash"
249
        flavor        bool
250
        default_value 0
251
        description   "
252
            Enable this option if the hardware is able to program the flash
253
            without turning off CPU data caching."
254
    }
255
 
256
    cdl_component CYGPKG_REDBOOT_MN10300_AM33_OPTIONS {
257
        display       "Redboot for AM33 options"
258
        flavor        none
259
        no_define
260
        parent        CYGPKG_REDBOOT
261
        active_if     CYGPKG_REDBOOT
262
        description   "
263
            This option lists the target's requirements for a valid Redboot
264
            configuration."
265
 
266
        cdl_component CYGPKG_REDBOOT_AM33_LINUX_EXEC {
267
            display        "Provide the exec command in RedBoot"
268
            flavor         none
269
            parent         CYGPKG_REDBOOT_MN10300_AM33_OPTIONS
270
            active_if      CYGBLD_BUILD_REDBOOT_WITH_EXEC
271
            description    "
272
                This option contains requirements for booting linux
273
                from RedBoot. The component is enabled/disabled from
274
                RedBoots CDL."
275
            compile -library=libextras.a redboot_linux_exec.c
276
 
277
            cdl_option CYGHWR_REDBOOT_AM33_LINUX_CMD_ADDRESS {
278
                display       "Base address of linux kernel command line"
279
                flavor        data
280
                default_value 0x8C001000
281
                description   "
282
                   This is the base address of the area of memory used to
283
                   pass a command line to the Linux kernel. This should be
284
                   chosen to avoid overlap with the kernel and any ramdisk
285
                   image."
286
            }
287
        }
288
    }
289
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.