OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [mn10300/] [sim/] [current/] [include/] [pkgconf/] [mlt_mn10300_am31_sim_ram.ldi] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp 
// eCos memory layout - Fri Oct 20 08:25:16 2000
2 
 
3 
// This is a generated file - do not edit
4 
 
5 
#include
6 
 
7 
MEMORY
8 
{
9 
    ram : ORIGIN = 0x48000000, LENGTH = 0x400000
10 
}
11 
 
12 
SECTIONS
13 
{
14 
    SECTIONS_BEGIN
15 
    SECTION_rom_vectors (ram, 0x48000000, LMA_EQ_VMA)
16 
    SECTION_text (ram, ALIGN (0x1), LMA_EQ_VMA)
17 
    SECTION_fini (ram, ALIGN (0x1), LMA_EQ_VMA)
18 
    SECTION_rodata (ram, ALIGN (0x1), LMA_EQ_VMA)
19 
    SECTION_rodata1 (ram, ALIGN (0x1), LMA_EQ_VMA)
20 
    SECTION_fixup (ram, ALIGN (0x1), LMA_EQ_VMA)
21 
    SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)
22 
    SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)
23 
    SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)
24 
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
25 
    SECTIONS_END
26 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.