OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [openrisc/] [orpsoc/] [current/] [include/] [pkgconf/] [mlt_openrisc_orpsoc_ram.h] - Blame information for rev 791

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
// eCos memory layout
2
 
3
#ifndef __ASSEMBLER__
4
#include <cyg/infra/cyg_type.h>
5
#include <stddef.h>
6
 
7
#endif
8
#define CYGMEM_REGION_ram (0)
9 791 skrzyp
#define CYGMEM_REGION_ram_SIZE (CYGHWR_RAM_SIZE)
10 786 skrzyp
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
11
#define CYGMEM_REGION_rom (0xf0000000)
12 791 skrzyp
#define CYGMEM_REGION_rom_SIZE (CYGHWR_ROM_SIZE)
13 786 skrzyp
#define CYGMEM_REGION_rom_ATTR (CYGMEM_REGION_ATTR_R)
14
 
15
#if 0
16
#ifndef __ASSEMBLER__
17
extern char CYG_LABEL_NAME (__reserved_vectors) [];
18
#endif
19
#define CYGMEM_SECTION_reserved_vectors (CYG_LABEL_NAME (__reserved_vectors))
20
#define CYGMEM_SECTION_reserved_vectors_SIZE (0x3000)
21
#ifndef __ASSEMBLER__
22
extern char CYG_LABEL_NAME (__reserved_vsr_table) [];
23
#endif
24
#define CYGMEM_SECTION_reserved_vsr_table (CYG_LABEL_NAME (__reserved_vsr_table))
25
#define CYGMEM_SECTION_reserved_vsr_table_SIZE (0x200)
26
#ifndef __ASSEMBLER__
27
extern char CYG_LABEL_NAME (__reserved_virtual_table) [];
28
#endif
29
#define CYGMEM_SECTION_reserved_virtual_table (CYG_LABEL_NAME (__reserved_virtual_table))
30
#define CYGMEM_SECTION_reserved_virtual_table_SIZE (0x100)
31
#endif
32
 
33
#ifndef __ASSEMBLER__
34
extern char CYG_LABEL_NAME (__heap1) [];
35
#endif
36
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
37
#define CYGMEM_SECTION_heap1_SIZE (CYGMEM_REGION_ram_SIZE - (size_t) CYG_LABEL_NAME (__heap1))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.