OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [openrisc/] [orpsoc/] [current/] [include/] [plf_cache.h] - Blame information for rev 791

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 791 skrzyp
#ifndef CYGONCE_PLF_CACHE_H
2
#define CYGONCE_PLF_CACHE_H
3
 
4
//=============================================================================
5
//
6
//      plf_cache.h
7
//
8
//      Platform HAL cache details
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):   Piotr Skrzypek
46
// Contributors:
47
// Date:        2012-04-02
48
// Purpose:     Platform cache control API
49
// Description: The macros defined here provide the platform specific
50
//              cache control operations / behavior.
51
// Usage:       Is included via the architecture cache header:
52
//              #include <cyg/hal/hal_cache.h>
53
//
54
//####DESCRIPTIONEND####
55
//
56
//=============================================================================
57
 
58
//-----------------------------------------------------------------------------
59
// Data Cache dimensions
60
//
61
// Size of the data cache can be adjusted in the configuration file.
62
#define HAL_DCACHE_SIZE                 CYGHWR_DCACHE_SIZE
63
//
64
// Default line size is 16 bytes. Only 32KB cache has line size of 32 bytes.
65
#if CYGHWR_DCACHE_SIZE == 0x8000
66
#define HAL_DCACHE_LINE_SIZE            32
67
#else
68
#define HAL_DCACHE_LINE_SIZE            16
69
#endif
70
//
71
// Currently only 1 way cache is implemented.
72
#define HAL_DCACHE_WAYS                 1
73
//
74
// Cache mode (write-through / write-back) can be selected in the configuration
75
// file. Default mode is write-through. Cache mode is selected at synthesis 
76
// time and cannot be configured by the software.
77
#if defined(CYGHWR_DCACHE_MODE_WRITETHROUGH)
78
#define HAL_DCACHE_MODE_WRITETHROUGH
79
#elif defined(CYGHWR_DCACHE_MODE_WRITEBACK)
80
#define HAL_DCACHE_MODE_WRITEBACK
81
#else
82
#error Unsupported cache mode
83
#endif
84
//
85
// Compute the number of sets based on previous values
86
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
87
 
88
//-----------------------------------------------------------------------------
89
// Instruction Cache dimensions
90
//
91
// Size of the instruction cache can be adjusted in the configuration file.
92
#define HAL_ICACHE_SIZE                 CYGHWR_ICACHE_SIZE
93
//
94
// Default line size is 16 bytes. Only 32KB cache has line size of 32 bytes.
95
#if CYGHWR_ICACHE_SIZE == 0x8000
96
#define HAL_ICACHE_LINE_SIZE            32
97
#else
98
#define HAL_ICACHE_LINE_SIZE            16
99
#endif
100
//
101
// Currently only 1 way cache is implemented.
102
#define HAL_ICACHE_WAYS                 1
103
//
104
// Compute the number of sets based on previous values
105
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
106
 
107
#endif // ifndef CYGONCE_PLF_CACHE_H
108
// End of plf_cache.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.