OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [powerpc/] [csb281/] [current/] [include/] [pkgconf/] [mlt_powerpc_csb281_ram.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
// eCos memory layout - Thu May 30 10:27:39 2002
2
 
3
// This is a generated file - do not edit
4
 
5
#ifndef __ASSEMBLER__
6
#include <cyg/infra/cyg_type.h>
7
#include <stddef.h>
8
 
9
#endif
10
#define CYGMEM_REGION_ram (0)
11
#define CYGMEM_REGION_ram_SIZE (0x1F00000)
12
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
13
#ifndef __ASSEMBLER__
14
extern char CYG_LABEL_NAME (__reserved_vectors) [];
15
#endif
16
#define CYGMEM_SECTION_reserved_vectors (CYG_LABEL_NAME (__reserved_vectors))
17
#define CYGMEM_SECTION_reserved_vectors_SIZE (0x3000)
18
#ifndef __ASSEMBLER__
19
extern char CYG_LABEL_NAME (__reserved_vsr_table) [];
20
#endif
21
#define CYGMEM_SECTION_reserved_vsr_table (CYG_LABEL_NAME (__reserved_vsr_table))
22
#define CYGMEM_SECTION_reserved_vsr_table_SIZE (0x200)
23
#ifndef __ASSEMBLER__
24
extern char CYG_LABEL_NAME (__reserved_virtual_table) [];
25
#endif
26
#define CYGMEM_SECTION_reserved_virtual_table (CYG_LABEL_NAME (__reserved_virtual_table))
27
#define CYGMEM_SECTION_reserved_virtual_table_SIZE (0x100)
28
#ifndef __ASSEMBLER__
29
extern char CYG_LABEL_NAME (__reserved_for_rom) [];
30
#endif
31
#define CYGMEM_SECTION_reserved_for_rom (CYG_LABEL_NAME (__reserved_for_rom))
32
#define CYGMEM_SECTION_reserved_for_rom_SIZE (0x3cd00)
33
#ifndef __ASSEMBLER__
34
extern char CYG_LABEL_NAME (__heap1) [];
35
#endif
36
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
37
#define CYGMEM_SECTION_heap1_SIZE (0x1F00000 - (size_t) CYG_LABEL_NAME (__heap1))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.