OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [powerpc/] [mpc8xxx/] [current/] [cdl/] [hal_powerpc_mpc8xxx.cdl] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
# ====================================================================
2
#
3
#      hal_powerpc_mpc8xxx.cdl
4
#
5
#      PowerPC/MPC8xxx variant architectural HAL package configuration data
6
#
7
# ====================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
# ====================================================================
40
######DESCRIPTIONBEGIN####
41
#
42
# Author(s):      pfine
43
# Contributors:   jskov, gthomas
44
# Date:           2001-12-12
45
#
46
#####DESCRIPTIONEND####
47
#
48
# ====================================================================
49
 
50
cdl_package CYGPKG_HAL_POWERPC_MPC8XXX {
51
    display       "PowerPC MPC8xxx variant HAL"
52
    parent        CYGPKG_HAL_POWERPC
53
    hardware
54
    include_dir   cyg/hal
55
    define_header hal_powerpc_mpc8xxx.h
56
    description   "
57
           The PowerPC MPC8xxx variant HAL package provides generic support
58
           for this processor variant. It is also necessary to
59
           select a specific target platform HAL package."
60
 
61
    # Note: This should be sub-variant specific to reduce memory use.
62
    define_proc {
63
        puts $cdl_header "#define CYGHWR_HAL_VSR_TABLE (CYGHWR_HAL_POWERPC_VECTOR_BASE + 0x3000)"
64
        puts $cdl_header "#define CYGHWR_HAL_VIRTUAL_VECTOR_TABLE (CYGHWR_HAL_VSR_TABLE + 0x200)"
65
    }
66
 
67
    implements    CYGINT_HAL_POWERPC_VARIANT
68
 
69
    cdl_option CYGHWR_HAL_POWERPC_FPU {
70
        display    "Variant FPU support"
71
        calculated 0
72
    }
73
 
74
    cdl_option CYGPKG_HAL_POWERPC_MSBFIRST {
75
        display    "CPU Variant big-endian"
76
        calculated 1
77
    }
78
 
79
    define_proc {
80
        puts $::cdl_header "#include "
81
    }
82
 
83
    cdl_interface CYGNUM_HAL_MPC8XXX_SMC1 {
84
        display    "SMC1 is available for serial I/O"
85
        description "
86
          This interface indicates that SMC1 can be outfitted as
87
          a serial device."
88
    }
89
 
90
    cdl_interface CYGNUM_HAL_MPC8XXX_SMC2 {
91
        display    "SMC2 is available for serial I/O"
92
        description "
93
          This interface indicates that SMC2 can be outfitted as
94
          a serial device."
95
    }
96
 
97
    cdl_interface CYGNUM_HAL_MPC8XXX_SCC1 {
98
        display    "SCC1 is available for serial I/O"
99
        description "
100
          Port SCC1 is available for serial I/O"
101
    }
102
 
103
    cdl_interface CYGNUM_HAL_MPC8XXX_SCC2 {
104
        display    "SCC2 is available for serial I/O"
105
        description "
106
          Port SCC2 is available for serial I/O"
107
    }
108
 
109
    cdl_interface CYGNUM_HAL_MPC8XXX_SCC3 {
110
        display    "SCC3 is available for serial I/O"
111
        description "
112
          Port SCC3 is available for serial I/O"
113
    }
114
 
115
    cdl_interface CYGNUM_HAL_MPC8XXX_SCC4 {
116
        display    "SCC4 is available for serial I/O"
117
        description "
118
          Port SCC4 is available for serial I/O"
119
    }
120
 
121
   cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
122
        display       "Baud rate for the HAL diagnostic port"
123
        flavor        data
124
        legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
125
                      4800 7200 9600 14400 19200 38400 57600 115200 230400
126
        }
127
        default_value 38400
128
        description   "
129
            This option specifies the default baud rate (speed) for the
130
            HAL diagnostic port."
131
   }
132
 
133
   cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
134
       display      "Number of communication channels on the board"
135
       flavor       data
136
       calculated   CYGNUM_HAL_MPC8XXX_SMC1+CYGNUM_HAL_MPC8XXX_SMC2+CYGNUM_HAL_MPC8XXX_SCC1+CYGNUM_HAL_MPC8XXX_SCC2+CYGNUM_HAL_MPC8XXX_SCC3+CYGNUM_HAL_MPC8XXX_SCC4
137
   }
138
 
139
   cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
140
       display          "Debug serial port"
141
       active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
142
       flavor data
143
       legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
144
       default_value    0
145
       description      "
146
           The MPC8xxx variants can have many serial ports.  This option
147
           chooses which port will be used to connect to a host running GDB."
148
    }
149
 
150
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
151
        display          "Diagnostic serial port"
152
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
153
        flavor data
154
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
155
        default_value    0
156
        description      "
157
           This option chooses which of the serial ports
158
           will be used for diagnostic output."
159
    }
160
 
161
    # This option is only used when USE_ROM_MONITOR is enabled - but
162
    # it cannot be a sub-option to that option, since the code uses the
163
    # definition in a preprocessor comparison.
164
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_ROM_DEBUG_CHANNEL {
165
        display          "Debug serial port used by ROM monitor"
166
        flavor data
167
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
168
        default_value    0
169
        description      "
170
           This option chooses which of the serial ports
171
           will be used for GDB debugging."
172
    }
173
 
174
    compile       var_intr.c var_misc.c variant.S quicc2_diag.c cpm.c
175
 
176
    cdl_component CYGPKG_HAL_POWERPC_MPC8XXX_OPTIONS {
177
        display "MPC8XXX build options"
178
        flavor  none
179
        description   "
180
            Package specific build options including control over
181
            compiler flags used only in building this package,
182
            and details of which tests are built."
183
 
184
 
185
        cdl_option CYGPKG_HAL_POWERPC_MPC8XXX_CFLAGS_ADD {
186
            display "Additional compiler flags"
187
            flavor  data
188
            no_define
189
            default_value { "" }
190
            description   "
191
                This option modifies the set of compiler flags for
192
                building the MPC8XXX HAL. These flags are used in addition
193
                to the set of global flags."
194
        }
195
 
196
        cdl_option CYGPKG_HAL_POWERPC_MPC8XXX_CFLAGS_REMOVE {
197
            display "Suppressed compiler flags"
198
            flavor  data
199
            no_define
200
            default_value { "" }
201
            description   "
202
                This option modifies the set of compiler flags for
203
                building the MPC8XXX HAL. These flags are removed from
204
                the set of global flags if present."
205
        }
206
 
207
        cdl_option CYGPKG_HAL_POWERPC_MPC8XXX_TESTS {
208
            display "MPC8XXX tests"
209
            flavor  data
210
            no_define
211
            calculated { "tests/mpc8xxx_timer" }
212
            description   "
213
                This option specifies the set of tests for the MPC8XXX HAL."
214
        }
215
    }
216
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.