OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [powerpc/] [mpc8xxx/] [current/] [src/] [variant.S] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
##=============================================================================
2
##
3
##      variant.S
4
##
5
##      PowerPC MPC8xxx variant code
6
##
7
##=============================================================================
8
## ####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later
16
## version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT
19
## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License
24
## along with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
26
##
27
## As a special exception, if other files instantiate templates or use
28
## macros or inline functions from this file, or you compile this file
29
## and link it with other works to produce a work based on this file,
30
## this file does not by itself cause the resulting work to be covered by
31
## the GNU General Public License. However the source code for this file
32
## must still be made available in accordance with section (3) of the GNU
33
## General Public License v2.
34
##
35
## This exception does not invalidate any other reasons why a work based
36
## on this file might be covered by the GNU General Public License.
37
## -------------------------------------------
38
## ####ECOSGPLCOPYRIGHTEND####
39
##=============================================================================
40
#######DESCRIPTIONBEGIN####
41
##
42
## Author(s):   pfine
43
## Contributors:jskov
44
## Date:        2001-12-12
45
## Purpose:     PowerPC MPC8xxx variant code
46
## Description: Variant specific code for PowerPC MPC8xxx CPUs.
47
##
48
######DESCRIPTIONEND####
49
##
50
##=============================================================================
51
 
52
#include 
53
 
54
#---------------------------------------------------------------------------
55
# Interrupt vector tables.
56
# These tables contain the isr, data and object pointers used to deliver
57
# interrupts to user code.
58
 
59
        .data
60
 
61
        .extern hal_default_decrementer_isr
62
        .extern hal_default_isr
63
 
64
        .globl  hal_interrupt_handlers
65
hal_interrupt_handlers:
66
        .long   hal_default_decrementer_isr
67
        .rept   CYGNUM_HAL_ISR_COUNT-1
68
        .long   hal_default_isr
69
        .endr
70
 
71
        .globl  hal_interrupt_data
72
hal_interrupt_data:
73
        .rept   CYGNUM_HAL_ISR_COUNT
74
        .long   0
75
        .endr
76
 
77
        .globl  hal_interrupt_objects
78
hal_interrupt_objects:
79
        .rept   CYGNUM_HAL_ISR_COUNT
80
        .long   0
81
        .endr
82
 
83
##-----------------------------------------------------------------------------
84
## end of variant.S
85
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.