OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [powerpc/] [pati/] [current/] [include/] [pkgconf/] [mlt_powerpc_pati_ram.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
// eCos memory layout - Fri Oct 20 10:25:48 2000
2
 
3
// This is a generated file - do not edit
4
 
5
#ifndef __ASSEMBLER__
6
#include <cyg/infra/cyg_type.h>
7
#include <stddef.h>
8
#endif
9
 
10
#define CYGMEM_REGION_rom         (0x000000)
11
#define CYGMEM_REGION_rom_SIZE    (0x06ffff)
12
#define CYGMEM_REGION_rom_ATTR    (CYGMEM_REGION_ATTR_RO)
13
 
14
#define CYGMEM_REGION_ram         (0x400000)
15
#define CYGMEM_REGION_ram_SIZE    (0xffffff)
16
#define CYGMEM_REGION_ram_ATTR    (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
17
 
18
#define CYGMEM_REGION_iram        (0x3f9800)
19
#define CYGMEM_REGION_iram_SIZE   (0x006800)
20
#define CYGMEM_REGION_iram_ATTR   (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
21
 
22
#define CYGMEM_REGION_eflash      (0xFFC00000)
23
#define CYGMEM_REGION_eflash_SIZE (0x3fffff)
24
#define CYGMEM_REGION_eflash_ATTR (CYGMEM_REGION_ATTR_RO)
25
 
26
#ifndef __ASSEMBLER__
27
extern char CYG_LABEL_NAME (__reserved_vectors) [];
28
#endif
29
#define CYGMEM_SECTION_reserved_vectors (CYG_LABEL_NAME (__reserved_vectors))
30
#define CYGMEM_SECTION_reserved_vectors_SIZE (0x2000)
31
 
32
#ifndef __ASSEMBLER__
33
extern char CYG_LABEL_NAME (__reserved_vsr_table) [];
34
#endif
35
#define CYGMEM_SECTION_reserved_vsr_table (CYG_LABEL_NAME (__reserved_vsr_table))
36
#define CYGMEM_SECTION_reserved_vsr_table_SIZE (0x200)
37
 
38
#ifndef __ASSEMBLER__
39
extern char CYG_LABEL_NAME (__reserved_virtual_table) [];
40
#endif
41
#define CYGMEM_SECTION_reserved_virtual_table (CYG_LABEL_NAME (__reserved_virtual_table))
42
#define CYGMEM_SECTION_reserved_virtual_table_SIZE (0x100)
43
 
44
#ifndef __ASSEMBLER__
45
extern char CYG_LABEL_NAME (__reserved_for_rom) [];
46
#endif
47
#define CYGMEM_SECTION_reserved_for_rom (CYG_LABEL_NAME (__reserved_for_rom))
48
#define CYGMEM_SECTION_reserved_for_rom_SIZE (0x10000)
49
 
50
#ifndef __ASSEMBLER__
51
extern char CYG_LABEL_NAME (__heap1) [];
52
#endif
53
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
54
#define CYGMEM_SECTION_heap1_SIZE ((size_t)CYGMEM_REGION_ram_SIZE - (size_t) CYG_LABEL_NAME (__heap1) - (size_t)(0x88c0))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.