OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh2/] [current/] [ChangeLog] - Blame information for rev 791

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2011-01-02  Sergei Gavrikov  
2
 
3
        * cdl/hal_sh_sh2.cdl: Eliminate some warnings. [ Bugzilla
4
        1001083 ]
5
 
6
2004-04-22  Jani Monoses 
7
 
8
         * cdl/hal_sh_sh2.cdl :
9
         Invoke tail with stricter syntax that works in latest coreutils.
10
 
11
2002-08-06  Gary Thomas  
12
2002-08-06  Motoya Kurotsu 
13
 
14
        * src/sh2_scif.c:
15
        * src/sh2_sci.c: I/O channel data can't be constant - contains
16
        timeout information which can be changed.
17
 
18
2002-05-22  Jesper Skov  
19
 
20
        * cdl/hal_sh_sh2.cdl: Select variant 7044 by default.
21
 
22
2002-05-08  Jesper Skov  
23
 
24
        * src/sh2_sci.c: Register renaming.
25
        * src/sh2_scif.c: Register renaming.
26
 
27
        * include/sh2_scif.h (_REG_SCSSR): Define.
28
 
29
        * include/mod_regs_ser.h: Register renaming. SCI registers now
30
        contain _SCI_, SCIF registers contain _SCIF_.
31
 
32
2002-04-30  Jesper Skov  
33
 
34
        * include/var_intr.h: Renumber the 7044 vectors to get rid of the
35
        gaps. CYGHWR_HAL_SH_SH2_CUSTOM_INTERRUPT_LAYOUT now takes care of
36
        the translation from HW interrupt vectors to the eCos vector
37
        numbers.
38
 
39
2002-04-24  Jesper Skov  
40
 
41
        * include/mod_regs_adc.h: Added.
42
 
43
        * include/var_regs.h: Include adc header.
44
 
45
        * include/mod_7044.h (CYGARC_SH_MOD_ADC): Added.
46
 
47
2002-04-22  Jesper Skov  
48
 
49
        * include/mod_regs_wdt.h (CYGARC_REG_RSTCSR_W_RSTx_MAGIC,
50
        CYGARC_REG_RSTCSR_W_WOVF_MAGIC): set 5 lsb.
51
        * include/mod_regs_wdt_2.h (CYGARC_REG_RSTCSR_W_RSTx_MAGIC,
52
        CYGARC_REG_RSTCSR_W_WOVF_MAGIC): set 5 lsb.
53
        Also define CYGARC_REG_WTCNT_W.
54
 
55
        * include/var_intr.h (HAL_PLATFORM_RESET): Fixed. Set WTIT flag.
56
 
57
        * src/var_misc.c (hal_interrupt_mask, hal_interrupt_unmask): Add
58
        range for INTC=2 and error for undefined to catch such a bobo
59
        easier next time.
60
 
61
        * include/var_intr.h: Fix access size typos.
62
 
63
        * include/sh2_sci.h: Fix offsets.
64
 
65
        * include/mod_regs_pfc_2.h (CYGARC_REG_PEDR): Added.
66
 
67
2002-04-18  Jesper Skov  
68
 
69
        * include/var_regs.h: Include BSC header according to type.
70
        * include/mod_regs_pfc_2.h (CYGARC_REG_PADRH, CYGARC_REG_PADRL): Added.
71
        * include/mod_regs_bsc_2.h: Added.
72
        * include/mod_7044.h: BSC Type 2.
73
        * include/mod_7615.h: BSC Type 1.
74
 
75
        * include/variant.inc: Only disable UBC if type defined. Fix INTC
76
        type 1/2 mixup.
77
        * include/var_regs.h: Include watchdog header according to type.
78
        * include/mod_regs_wdt_2.h: Added.
79
        * include/mod_7615.h: WDT type 1.
80
        * include/mod_7044.h: WDT type 2.
81
 
82
        * src/var_misc.c (cyg_var_enable_caches): Only set mode if the
83
        feature is present.
84
        * include/variant.inc: CYGARC_REG_CCR is 16bit in type 2 CAC
85
        module.
86
        * src/variant.S: Support for type 2 cache.
87
        * include/var_regs.h: Include cache header according to type.
88
        * include/mod_7615.h (CYGARC_SH_MOD_CAC): Type 1.
89
        * include/var_cache.h: Support for type 2.
90
        * include/mod_regs_cac_2.h: Added.
91
        * include/mod_7044.h (CYGARC_SH_MOD_CAC): Type 2.
92
        Also define cache array addresses.
93
 
94
        * src/var_misc.c (hal_interrupt_update_level): 7044 support.
95
 
96
        * include/var_intr.h: Fall-back
97
        CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF is variant specific.
98
 
99
2002-04-17  Jesper Skov  
100
 
101
        * src/var_mk_defs.c: Adjustment for 7044.
102
        * src/variant.S: Same.
103
 
104
        * src/var_misc.c: Most of the functions update to handle INTC type
105
        2. Some still to do. Added hal_delay_us for CMT.
106
 
107
        * include/variant.inc: Clear CMT on init, and clear INTC type 2
108
        registers.
109
 
110
        * include/var_regs.h: Allow different headers for INT and
111
        PFC. Also include CMT header.
112
 
113
        * include/var_intr.h: Some adjustments for 7044, and vectors for
114
        it. Also define CMT style RTC support.
115
 
116
        * include/sh2_sci.h: Removed error.
117
        * src/sh2_sci.c: Same.
118
 
119
        * include/mod_regs_intc_2.h: Added.
120
        * include/mod_regs_pfc_2.h: Added.
121
        * include/mod_regs_cmt.h: Added.
122
 
123
        * include/mod_regs_cpg.h: Handle type 2.
124
 
125
        * include/mod_7044.h: Enable more modules. No cache windows in
126
        memory map.
127
 
128
        * cdl/hal_sh_sh2.cdl: Added 7044 clock options.
129
        Added 7044 variant option.
130
 
131
        * include/mod_regs_ser.h: Fixed SCI definitions.
132
 
133
        * include/mod_7044.h: Added.
134
 
135
2002-03-07  Jesper Skov  
136
 
137
        * include/mod_regs_eth.h (CYGARC_REG_CNDCR): Added more
138
        definitions.
139
 
140
2002-03-06  Jesper Skov  
141
 
142
        * src/sh2_scif.c: Added cyg_hal_plf_scif_sync_rxtx that allows
143
        switching mode at runtime. Changed code to respect setting.
144
        * include/sh2_scif.h: Same.
145
 
146
        * cdl/hal_sh_sh2.cdl: Added CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX to
147
        control RX/TX enabling. In async mode (when set), only one of TX
148
        or RX will be set at the same time.
149
 
150
2002-03-01  Jesper Skov  
151
 
152
        * cdl/hal_sh_sh2.cdl: Added
153
        CYGHWR_HAL_SH_SH2_SCIF_IRDA_TXRX_COMPENSATION option to control
154
        IrDA TX/RX kludge.
155
        * src/sh2_scif.c: Use above option. Don't force 9600 baud in IrDA
156
        mode.
157
 
158
2002-02-22  Jesper Skov  
159
 
160
        * src/sh2_scif.c (cyg_hal_plf_scif_putc): In IrDA mode, eat the
161
        spurious received character after TX has completed.
162
 
163
2002-02-21  Jesper Skov  
164
 
165
        * src/sh2_scif.c: Force 9600 baud for IrDA mode
166
        initialization. Disable transmitter when not used in IrDA
167
        mode. Check transmitter state instead of FIFO count for
168
        determining when to cease transmission.
169
 
170
2002-02-20  Jesper Skov  
171
 
172
        * include/mod_regs_eth.h: More definitions.
173
 
174
2002-02-19  Jesper Skov  
175
 
176
        * include/var_regs.h: Include ethernet definitions.
177
 
178
        * include/mod_7615.h: Has ethernet module.
179
 
180
        * include/mod_regs_eth.h: Added more definitions.
181
 
182
        * include/mod_regs_wdt.h: Added some more definitions.
183
 
184
        * include/var_intr.h (HAL_PLATFORM_RESET): Defined (doesn't work
185
        though).
186
 
187
        * include/mod_7615.h: Disable UBC for now since software emulation
188
        works just fine.
189
 
190
2002-02-12  Jesper Skov  
191
 
192
        * include/var_intr.h: Added HAL_CLOCK_VAR_INITIALIZE which does
193
        partial FRT initialization so it can be used from
194
        hal_delay_us. Updated other timer macros.
195
        (HAL_CLOCK_READ): Fix typo.
196
 
197
        * include/mod_regs_frt.h: Renamed 16bit access registers.
198
 
199
        * src/var_misc.c (hal_delay_us): Fixed.
200
        Call HAL_CLOCK_VAR_INITIALIZE from hal_variant_init.
201
 
202
        * include/mod_regs_bsc.h: Changed register locations and made
203
        flags be 32bit constants.
204
 
205
2002-02-07  Jesper Skov  
206
 
207
        * src/var_misc.c (hal_delay_us): Fixed typo. Increasy dummy loop
208
        since the typo didn't fix the problem.
209
 
210
        * include/mod_regs_pcm.h: Added.
211
 
212
        * include/var_regs.h: Include PCM.
213
 
214
        * include/mod_7615.h: Added DMA and PCM defs.
215
 
216
2002-02-06  Jesper Skov  
217
 
218
        * include/mod_regs_frt.h: Fix comment.
219
 
220
2002-02-05  Jesper Skov  
221
 
222
        * src/sh2_scif.c: Set SC2SSR in initialization. Clear errors in
223
        getc function.
224
 
225
        * include/mod_regs_cpg.h (CYGARC_REG_FMR_INIT): Define as value
226
        provided by platform.
227
 
228
        * cdl/hal_sh_sh2.cdl: Variant is big-endian only.
229
 
230
2002-01-30  Jesper Skov  
231
 
232
        * include/mod_regs_eth.h: Added.
233
 
234
        * include/mod_regs_pfc.h: Updated for SH7615.
235
 
236
2002-01-22  Jesper Skov  
237
 
238
        * cdl/hal_sh_sh2.cdl: Set as type1 clock module.
239
 
240
        * src/sh2_scif.c: Added IrDA mode support.
241
        * include/sh2_scif.h: Same.
242
 
243
        * include/mod_regs_dma.h: Updated for SH7615.
244
 
245
        * include/mod_regs_ser.h: Fixed a typo.
246
 
247
2002-01-18  Jesper Skov  
248
 
249
        * src/sh2_sci.c: Added #error about not being updated.
250
        * src/sh2_sci.h: Updated for SH2 naming.
251
        * src/sh2_scif.h: Updated for SH2 naming, and registers.
252
        * src/sh2_scif.c: Updated for changed register names.
253
        * include/mod_regs_ser.h: Updated SCIF register names/values.
254
 
255
        * src/var_misc.c (hal_delay_us): Added.
256
 
257
        * include/variant.inc: Fixed some bade conditional code.
258
 
259
        * include/var_intr.h (HAL_CLOCK_INITIALIZE): Fix typos. Guard
260
        against too large period.
261
 
262
        * include/mod_regs_ubc.h: Updated to match SH7615 (type 2).
263
 
264
        * include/mod_7615.h (CYGARC_SH_MOD_UBC): Is type 2.
265
 
266
2002-01-17  Jesper Skov  
267
 
268
        * include/mod_regs_ubc.h: Partially updated.
269
 
270
        * include/mod_regs_wdt.h: Added.
271
        * include/var_regs.h: Include WDT header.
272
 
273
        * src/var_misc.c (hal_interrupt_set_vectors): Updated vector
274
        names.
275
 
276
        * src/variant.S (cyg_hal_ILVL_table): Changed for SH2.
277
 
278
        * src/var_mk_defs.c: Added more interrupt defs.
279
 
280
        * include/var_intr.h (CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF):
281
        Ignore LVLs 0-3 since they overlap with IRQs
282
        0-3. hal_interrupt_update_level contains code to handle according
283
        to configuration.
284
 
285
        * include/mod_regs_intc.h: Added def.
286
 
287
        * src/var_misc.c: Interrupt configury updated for 7615.
288
 
289
        * include/var_intr.h: Add module identifier to vector names. Set
290
        RTC vector.
291
 
292
2002-01-16  Jesper Skov  
293
 
294
        * src/var_mk_defs.c: Removed some defs.
295
 
296
        * src/var_misc.c: Cache init fixed and compiler warnings + typos
297
        fixed.
298
 
299
        * src/sh2_scif.c: Renamed for SH2.
300
        * src/sh2_sci.c: Same.
301
 
302
        * include/var_regs.h: TMU header inclusion removed.
303
 
304
        * include/var_intr.h: Shift vectors down one (to make room for NMI
305
        as vector 0).
306
 
307
        * include/mod_regs_ser.h: Protect SCI defs by CYGARC_SH_MOD_SCI.
308
 
309
        * include/mod_regs_cpg.h: No magic here - CDL provides a hardwired
310
        constant to use.
311
 
312
        * include/mod_regs_bsc.h: Updated to match SH7615.
313
 
314
        * include/mod_7615.h (CYGARC_SH_MOD_BCN): Is type 2.
315
 
316
        * cdl/hal_sh_sh2.cdl: Added CYGHWR_HAL_SH_RTC_PRESCALE.
317
 
318
        * include/mod_regs_frt.h: Added.
319
 
320
        * include/var_intr.h: Added support for eCos RTC driven by FRT module.
321
 
322
        * include/mod_7615.h (CYGARC_SH_MOD_FRT): Added.
323
        * include/var_regs.h: Include FRT header. Removed RTC header inclusion.
324
 
325
        * src/var_misc.c (hal_interrupt_set_vectors): Set VCRx registers
326
        to map the module interrupt sources to specific HWR_EXC vectors.
327
 
328
        * include/var_intr.h: Added SH7615 vectors.
329
 
330
        * cdl/hal_sh_sh2.cdl: Select INTR model header.
331
 
332
        * include/mod_regs_intc.h: Added stuff for 7615 INTC.
333
 
334
        * include/mod_7615.h: Does update the IP on exception. All modules
335
        are type 1.
336
 
337
2002-01-14  Jesper Skov  
338
 
339
        * cdl/hal_sh_sh2.cdl: Added exception model header definitions.
340
 
341
        * include/variant.inc: Fixed assembler warning. Change CYG_SR.
342
 
343
2002-01-11  Jesper Skov  
344
 
345
        * cdl/hal_sh_sh2.cdl: Changed the clock setup some.
346
 
347
2002-01-09  Jesper Skov  
348
 
349
        * cdl/hal_sh_sh2.cdl: Changed to match SH2 caching details.
350
        * src/var_misc.c: Same.
351
        * include/var_cache.h: Same.
352
        * src/variant.S: Same.
353
 
354
        * include/mod_7615.h: Added some 7615 details.
355
 
356
        Cloned from SH3 HAL.
357
 
358
//===========================================================================
359
// ####GPLCOPYRIGHTBEGIN####
360
// -------------------------------------------
361
// This file is part of eCos, the Embedded Configurable Operating System.
362
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
363
//
364
// This program is free software; you can redistribute it and/or modify
365
// it under the terms of the GNU General Public License as published by
366
// the Free Software Foundation; either version 2 or (at your option) any
367
// later version.
368
//
369
// This program is distributed in the hope that it will be useful, but
370
// WITHOUT ANY WARRANTY; without even the implied warranty of
371
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
372
// General Public License for more details.
373
//
374
// You should have received a copy of the GNU General Public License
375
// along with this program; if not, write to the
376
// Free Software Foundation, Inc., 51 Franklin Street,
377
// Fifth Floor, Boston, MA  02110-1301, USA.
378
// -------------------------------------------
379
// ####GPLCOPYRIGHTEND####
380
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.