1 |
786 |
skrzyp |
//=============================================================================
|
2 |
|
|
//
|
3 |
|
|
// mod_regs_ubc.h
|
4 |
|
|
//
|
5 |
|
|
// UBC (user break controller) Module register definitions
|
6 |
|
|
//
|
7 |
|
|
//=============================================================================
|
8 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
9 |
|
|
// -------------------------------------------
|
10 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
11 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
12 |
|
|
//
|
13 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
14 |
|
|
// the terms of the GNU General Public License as published by the Free
|
15 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
16 |
|
|
// version.
|
17 |
|
|
//
|
18 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
19 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
20 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
21 |
|
|
// for more details.
|
22 |
|
|
//
|
23 |
|
|
// You should have received a copy of the GNU General Public License
|
24 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
25 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
26 |
|
|
//
|
27 |
|
|
// As a special exception, if other files instantiate templates or use
|
28 |
|
|
// macros or inline functions from this file, or you compile this file
|
29 |
|
|
// and link it with other works to produce a work based on this file,
|
30 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
31 |
|
|
// the GNU General Public License. However the source code for this file
|
32 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
33 |
|
|
// General Public License v2.
|
34 |
|
|
//
|
35 |
|
|
// This exception does not invalidate any other reasons why a work based
|
36 |
|
|
// on this file might be covered by the GNU General Public License.
|
37 |
|
|
// -------------------------------------------
|
38 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
39 |
|
|
//=============================================================================
|
40 |
|
|
//#####DESCRIPTIONBEGIN####
|
41 |
|
|
//
|
42 |
|
|
// Author(s): jskov
|
43 |
|
|
// Contributors:jskov
|
44 |
|
|
// Date: 2000-10-30
|
45 |
|
|
//
|
46 |
|
|
//####DESCRIPTIONEND####
|
47 |
|
|
//
|
48 |
|
|
//=============================================================================
|
49 |
|
|
|
50 |
|
|
//--------------------------------------------------------------------------
|
51 |
|
|
// User Break Control
|
52 |
|
|
|
53 |
|
|
#define CYGARC_REG_BARA 0xffffff00 // 32 bit
|
54 |
|
|
#define CYGARC_REG_BAMRA 0xffffff04 // 8 bit (v1) / 32 bit
|
55 |
|
|
#define CYGARC_REG_BBRA 0xffffff08 // 16 bit
|
56 |
|
|
|
57 |
|
|
#define CYGARC_REG_BARB 0xffffff20 // 32 bit
|
58 |
|
|
#define CYGARC_REG_BAMRB 0xffffff24 // 8 bit (v1) / 32 bit
|
59 |
|
|
#define CYGARC_REG_BBRB 0xffffff28 // 16 bit
|
60 |
|
|
|
61 |
|
|
#define CYGARC_REG_BARC 0xffffff40 // 32 bit
|
62 |
|
|
#define CYGARC_REG_BAMRC 0xffffff44 // 8 bit (v1) / 32 bit
|
63 |
|
|
#define CYGARC_REG_BBRC 0xffffff48 // 16 bit
|
64 |
|
|
|
65 |
|
|
#define CYGARC_REG_BARD 0xffffff60 // 32 bit
|
66 |
|
|
#define CYGARC_REG_BAMRD 0xffffff64 // 8 bit (v1) / 32 bit
|
67 |
|
|
#define CYGARC_REG_BBRD 0xffffff68 // 16 bit
|
68 |
|
|
|
69 |
|
|
|
70 |
|
|
#define CYGARC_REG_BRCR 0xffffff30 // 32 bit
|
71 |
|
|
|
72 |
|
|
#ifdef CYGARC_SH_MOD_UBC
|
73 |
|
|
|
74 |
|
|
#if (CYGARC_SH_MOD_UBC == 1)
|
75 |
|
|
#else
|
76 |
|
|
# define CYGARC_REG_BRCR_CMFCA 0x80000000
|
77 |
|
|
# define CYGARC_REG_BRCR_CMFPA 0x40000000
|
78 |
|
|
# define CYGARC_REG_BRCR_PCTE 0x08000000 // PC trace enable
|
79 |
|
|
# define CYGARC_REG_BRCR_PCBA 0x04000000 // post execute
|
80 |
|
|
# define CYGARC_REG_BRCR_CMFCB 0x00800000
|
81 |
|
|
# define CYGARC_REG_BRCR_CMFPB 0x00400000
|
82 |
|
|
# define CYGARC_REG_BRCR_SEQ1 0x00100000 // A and B channel in sequence
|
83 |
|
|
# define CYGARC_REG_BRCR_SEQ0 0x00080000 // A and B channel in sequence
|
84 |
|
|
# define CYGARC_REG_BRCR_PCBB 0x00040000
|
85 |
|
|
|
86 |
|
|
# define CYGARC_REG_BRCR_CMFCC 0x00008000
|
87 |
|
|
# define CYGARC_REG_BRCR_CMFPC 0x00004000
|
88 |
|
|
# define CYGARC_REG_BRCR_ETBEC 0x00002000
|
89 |
|
|
# define CYGARC_REG_BRCR_DBEC 0x00000800
|
90 |
|
|
# define CYGARC_REG_BRCR_PCBC 0x00000400
|
91 |
|
|
# define CYGARC_REG_BRCR_CMFCD 0x00000080
|
92 |
|
|
# define CYGARC_REG_BRCR_CMFPD 0x00000040
|
93 |
|
|
# define CYGARC_REG_BRCR_ETBED 0x00000020
|
94 |
|
|
# define CYGARC_REG_BRCR_DBED 0x00000008
|
95 |
|
|
# define CYGARC_REG_BRCR_PCBD 0x00000004
|
96 |
|
|
|
97 |
|
|
# define CYGARC_REG_BRCR_ONE_STEP (CYGARC_REG_BRCR_PCBA)
|
98 |
|
|
#endif
|
99 |
|
|
|
100 |
|
|
|
101 |
|
|
#if (CYGARC_SH_MOD_UBC == 1)
|
102 |
|
|
#else
|
103 |
|
|
// mask is fully configurable in other versions of the UBC
|
104 |
|
|
#endif
|
105 |
|
|
|
106 |
|
|
#define CYGARC_REG_BBRA_DFETCH 0x0020 // Break on DFETCH
|
107 |
|
|
#define CYGARC_REG_BBRA_IFETCH 0x0010 // Break on IFETCH
|
108 |
|
|
#define CYGARC_REG_BBRA_WRITE 0x0008 // Break on WRITE
|
109 |
|
|
#define CYGARC_REG_BBRA_READ 0x0004 // Break on READ
|
110 |
|
|
#define CYGARC_REG_BBRA_SIZE_LONG 0x0003 // Break on long access
|
111 |
|
|
#define CYGARC_REG_BBRA_SIZE_WORD 0x0002 // Break on word access
|
112 |
|
|
#define CYGARC_REG_BBRA_SIZE_BYTE 0x0001 // Break on byte access
|
113 |
|
|
#define CYGARC_REG_BBRA_SIZE_ANY 0x0000 // Break on any size
|
114 |
|
|
|
115 |
|
|
|
116 |
|
|
//----------------------------------------------------------------------------
|
117 |
|
|
// Other types
|
118 |
|
|
#if (CYGARC_SH_MOD_UBC == 2)
|
119 |
|
|
#define CYGARC_REG_BETR 0xffffff9c // 16 bit
|
120 |
|
|
#define CYGARC_REG_BRSR 0xffffffac // 32 bit
|
121 |
|
|
#define CYGARC_REG_BRDR 0xffffffbc // 32 bit
|
122 |
|
|
|
123 |
|
|
#define CYGARC_REG_BBRA_DMA 0x0080 // Break on DMAC cycle
|
124 |
|
|
#define CYGARC_REG_BBRA_CPU 0x0040 // Break on CPU cycle
|
125 |
|
|
#endif
|
126 |
|
|
|
127 |
|
|
#endif // CYGARC_SH_MOD_UBC
|