OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh2/] [current/] [include/] [sh2_sci.h] - Blame information for rev 791

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//=============================================================================
2
//
3
//      sh2_sci.h
4
//
5
//      Simple driver for the SH Serial Communication Interface (SCI)
6
//
7
//=============================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//=============================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   jskov
43
// Contributors:jskov
44
// Date:        1999-05-17
45
//
46
//####DESCRIPTIONEND####
47
//
48
//=============================================================================
49
 
50
#include <pkgconf/hal.h>
51
 
52
#ifdef CYGNUM_HAL_SH_SH2_SCI_PORTS
53
 
54
//--------------------------------------------------------------------------
55
// Exported functions
56
 
57
externC cyg_uint8 cyg_hal_plf_sci_getc(void* __ch_data);
58
externC void cyg_hal_plf_sci_putc(void* __ch_data, cyg_uint8 c);
59
externC void cyg_hal_plf_sci_init(int sci_index, int comm_index,
60
                                  int rcv_vect, cyg_uint8* base);
61
 
62
 
63
#ifdef CYGPRI_HAL_SH_SH2_SCI_PRIVATE
64
//--------------------------------------------------------------------------
65
// SCI register offsets
66
#if (CYGARC_SH_MOD_SCI >= 2)
67
# error "Not fixed"
68
# define _REG_SCSPTR             -0x4 // serial port register
69
#endif
70
#define _REG_SCSMR                0x0 // serial mode register
71
#define _REG_SCBRR                0x1 // bit rate register
72
#define _REG_SCSCR                0x2 // serial control register
73
#define _REG_SCTDR                0x3 // transmit data register
74
#define _REG_SCSSR                0x4 // serial status register
75
#define _REG_SCRDR                0x5 // receive data register
76
 
77
//--------------------------------------------------------------------------
78
 
79
typedef struct {
80
    cyg_uint8* base;
81
    cyg_int32 msec_timeout;
82
    int isr_vector;
83
} channel_data_t;
84
 
85
#endif // CYGPRI_HAL_SH_SH2_SCI_PRIVATE
86
 
87
#endif // CYGNUM_HAL_SH_SH2_SCI_PORTS
88
//-----------------------------------------------------------------------------
89
// end of sh2_sci.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.