OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh2/] [current/] [include/] [sh2_scif.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//=============================================================================
2
//
3
//      sh2_scif.h
4
//
5
//      Simple driver for the SH2 Serial Communication Interface with FIFO
6
//
7
//=============================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//=============================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   jskov
43
// Contributors:jskov
44
// Date:        2000-03-30
45
// Description: Simple driver for the SH Serial Communication Interface
46
//              Clients of this file can configure the behavior with:
47
//              CYGNUM_SCIF_PORTS: number of SCI ports
48
//
49
//####DESCRIPTIONEND####
50
//
51
//=============================================================================
52
 
53
#include <pkgconf/hal.h>
54
 
55
#ifdef CYGNUM_HAL_SH_SH2_SCIF_PORTS
56
 
57
//--------------------------------------------------------------------------
58
// Exported functions
59
 
60
externC cyg_uint8 cyg_hal_plf_scif_getc(void* __ch_data);
61
externC void cyg_hal_plf_scif_putc(void* __ch_data, cyg_uint8 c);
62
void cyg_hal_plf_scif_init(int scif_index, int comm_index,
63
                           int rcv_vect, cyg_uint8* base, bool irda_mode);
64
 
65
 
66
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
67
externC void cyg_hal_plf_scif_sync_rxtx(int scif_index, bool async_rxtx_mode);
68
#endif
69
 
70
#ifdef CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
71
 
72
//--------------------------------------------------------------------------
73
// SCIF register offsets
74
#define _REG_SCSMR  0x00
75
#define _REG_SCBRR  0x02
76
#define _REG_SCSCR  0x04
77
#define _REG_SCFTDR 0x06
78
#define _REG_SC1SSR 0x08
79
#define _REG_SCSSR  _REG_SC1SSR
80
#define _REG_SC2SSR 0x0a
81
#define _REG_SCFRDR 0x0c
82
#define _REG_SCFCR  0x0e
83
#define _REG_SCFDR  0x10
84
#define _REG_SCFER  0x12
85
#define _REG_SCIMR  0x14
86
 
87
//--------------------------------------------------------------------------
88
 
89
typedef struct {
90
    cyg_uint8* base;
91
    cyg_int32 msec_timeout;
92
    int isr_vector;
93
    bool irda_mode;
94
#ifdef CYGHWR_HAL_SH_SH2_SCIF_ASYNC_RXTX
95
    bool async_rxtx_mode;
96
#endif
97
} channel_data_t;
98
 
99
//--------------------------------------------------------------------------
100
 
101
#endif // CYGPRI_HAL_SH_SH2_SCIF_PRIVATE
102
 
103
#endif // CYGNUM_HAL_SH_SH2_SCIF_PORTS
104
//-----------------------------------------------------------------------------
105
// end of sh2_scif.h

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.