OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh3/] [current/] [include/] [mod_7707a.h] - Blame information for rev 791

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
#ifndef CYGONCE_HAL_MOD_77xx_H
2
#define CYGONCE_HAL_MOD_77xx_H
3
 
4
//=============================================================================
5
//
6
//      mod_7707a.h
7
//
8
//      List modules available on CPU
9
//
10
//=============================================================================
11
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
12
// -------------------------------------------                              
13
// This file is part of eCos, the Embedded Configurable Operating System.   
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under    
17
// the terms of the GNU General Public License as published by the Free     
18
// Software Foundation; either version 2 or (at your option) any later      
19
// version.                                                                 
20
//
21
// eCos is distributed in the hope that it will be useful, but WITHOUT      
22
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
23
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
24
// for more details.                                                        
25
//
26
// You should have received a copy of the GNU General Public License        
27
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
28
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
29
//
30
// As a special exception, if other files instantiate templates or use      
31
// macros or inline functions from this file, or you compile this file      
32
// and link it with other works to produce a work based on this file,       
33
// this file does not by itself cause the resulting work to be covered by   
34
// the GNU General Public License. However the source code for this file    
35
// must still be made available in accordance with section (3) of the GNU   
36
// General Public License v2.                                               
37
//
38
// This exception does not invalidate any other reasons why a work based    
39
// on this file might be covered by the GNU General Public License.         
40
// -------------------------------------------                              
41
// ####ECOSGPLCOPYRIGHTEND####                                              
42
//=============================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):   jskov
46
// Contributors:jskov
47
// Date:        2000-06-08
48
// Purpose:     Define modules (and versions) available on this CPU.
49
// Usage:       Included from <cyg/hal/sh_regs.h>
50
//
51
//              
52
//####DESCRIPTIONEND####
53
//
54
//=============================================================================
55
 
56
//-----------------------------------------------------------------------------
57
// Modules provided by the CPU
58
 
59
#define CYGARC_SH_MOD_BCN  2
60
#define CYGARC_SH_MOD_CPG  2
61
#define CYGARC_SH_MOD_INTC 3
62
#define CYGARC_SH_MOD_IRDA 1
63
#define CYGARC_SH_MOD_PFC  1
64
#define CYGARC_SH_MOD_SCI  1
65
#define CYGARC_SH_MOD_SCIF 1
66
#define CYGARC_SH_MOD_UBC  1
67
 
68
//-----------------------------------------------------------------------------
69
// Extra details for Cache Module (CAC)
70
 
71
// Cache dimenions - one unified cache
72
#define CYGARC_SH_MOD_CAC_SIZE        16384 // Size of cache in bytes
73
#define CYGARC_SH_MOD_CAC_LINE_SIZE   16    // Size of a cache line
74
#define CYGARC_SH_MOD_CAC_WAYS        4     // Associativity of the cache
75
 
76
// Cache addressing information
77
// way:   bits 13 - 12
78
// entry: bits 11 -  4
79
#define CYGARC_SH_MOD_CAC_ADDRESS_BASE   0xf0000000
80
#define CYGARC_SH_MOD_CAC_ADDRESS_TOP    0xf0004000
81
#define CYGARC_SH_MOD_CAC_ADDRESS_STEP   0x00000010
82
// U : bit 1
83
// V : bit 0
84
// Writing zero to both forces a flush of the line if it is dirty.
85
#define CYGARC_SH_MOD_CAC_ADDRESS_FLUSH  0x00000000
86
 
87
//-----------------------------------------------------------------------------
88
// Extra details for interrupt handling
89
#define CYGARC_SH_SOFTWARE_IP_UPDATE
90
 
91
#endif // CYGONCE_HAL_MOD_77xx_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.