OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh4/] [current/] [ChangeLog] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
2011-01-02  Sergei Gavrikov  
2
 
3
        * cdl/hal_sh_sh4.cdl: Eliminate some warnings. [ Bugzilla
4
        1001083 ]
5
 
6
2005-05-13  Hajime Ishitani 
7
 
8
        * include/mod_regs_cpg.h :
9
        added CYGHWR_HAL_SH_OOC_PLL_1  12 multiply(SH7751R).
10
 
11
        * include/mod_regs_rtc.h : Fix register addresses which changes
12
        between SH3 and SH4 versions of the Renesas device.
13
 
14
2004-04-22  Jani Monoses 
15
 
16
         * cdl/hal_sh_sh4.cdl :
17
         Invoke tail with stricter syntax that works in latest coreutils.
18
 
19
2003-09-21  Jonathan Larmour  
20
 
21
        * src/var_misc.c (hal_variant_init): Set FPSCR on startup.
22
 
23
        * src/sh4_scif.c (cyg_hal_plf_scif_set_baud):  New function, taken
24
        from init code, but with fix to wait for hardware to settle.
25
        (cyg_hal_plf_scif_control): Add __COMMCTL_GETBAUD and _SETBAUD support
26
        using above function.
27
 
28
        * include/sh4_scif.h: Add baud_rate to channel data.
29
 
30
        * include/mod_regs_ser.h (CYGARC_SCBRR_N): Don't tweak BRR for
31
        values < 4800 or > 115200 as it gets the values wrong. Instead trust
32
        the developer to DTRT.
33
        (CYGARC_REG_SCIF_SCLSR_ORER): Add definition for overrun in line status
34
        reg.
35
 
36
2003-09-19  John Dallaway  
37
 
38
        * cdl/hal_sh_sh4.cdl: Specify default CDL values for sh4_202_md
39
        target.
40
 
41
2003-09-11  Nick Garnett  
42
 
43
        * include/var_regs.h (CYG_FPSCR): Changed initial value of fpscr
44
        to do round-to-nearest rather than round-to-zero.
45
 
46
2003-09-08  Nick Garnett  
47
 
48
        * include/mod_202.h: Added define for UBC. The 202 appears to have
49
        one, although there is no documented info. It is also not clear
50
        what version it is. Setting this to 1 seems to work.
51
 
52
        * include/mod_regs_cac.h:
53
        * include/variant.inc:
54
        Updated cache dimensions and initialization to support larger, two
55
        way cache in sh4-202.
56
 
57
2003-09-05  Nick Garnett  
58
 
59
        * include/variant.inc:
60
        * include/var_reg.h:
61
        * include/mod_202.h:
62
        * include/mod_regs_cpg.h:
63
        * include/mod_regs_emi.h:
64
        * include/mod_regs_femi.h:
65
        * include/mod_regs_intc.h:
66
        * cdl/hal_sh_sh4.cdl: Added SH-202 sub-variant, extra
67
        functional units, and modifications to existing units for this
68
        variant.
69
 
70
2003-02-05  Nick Garnett  
71
 
72
        * include/var_cache.h: Added include for hal_io.h since this file
73
        uses HAL_READ_UINT32() etc.
74
 
75
2002-08-06  Gary Thomas  
76
2002-08-06  Motoya Kurotsu 
77
 
78
        * src/sh4_scif.c:
79
        * include/sh4_scif.h: I/O channel data can't be constant - contains
80
        timeout information which can be changed.
81
 
82
2002-07-19  Larice Robert  
83
 
84
        * include/var_intr.h (CYGNUM_HAL_INTERRUPT_IRL0..3): Fixed
85
        interrupt vector definitions for SH4 when INTC used in IRL mode.
86
 
87
2002-05-22  Jesper Skov  
88
 
89
        * cdl/hal_sh_sh4.cdl: Select variant 7750 by default.
90
 
91
2002-05-08  Jesper Skov  
92
 
93
        * src/sh4_scif.c: Register renaming.
94
 
95
        * include/mod_regs_ser.h: Register renaming. SCI registers now
96
        contain _SCI_, SCIF registers contain _SCIF_. Merge SCIF and IrDA
97
        definitions (stripping SCIF identifier suffix).
98
 
99
2002-01-17  Jesper Skov  
100
 
101
        * include/variant.inc: Include needed ptrs.
102
 
103
2002-01-16  Jesper Skov  
104
 
105
        * cdl/hal_sh_sh4.cdl: Added interrupt model header definition.
106
        Added RTC_PRESCALE option.
107
 
108
2002-01-14  Jesper Skov  
109
 
110
        * cdl/hal_sh_sh4.cdl: Added exception model header definitions.
111
 
112
        * include/variant.inc: Fixed assembler warning.
113
 
114
2001-11-07  Jesper Skov  
115
 
116
        * src/var_mk_defs.c (main): Fix warning.
117
 
118
2001-10-17  Jesper Skov  
119
 
120
        * include/mod_regs_ubc.h (CYGARC_REG_BRCR_ONE_STEP): Added.
121
 
122
2001-09-25  Jesper Skov  
123
 
124
        * include/var_intr.h: Default CYGPRI_HAL_INTERRUPT_ACKNOWLEDGE_PLF
125
        and CYGPRI_HAL_INTERRUPT_CONFIGURE_PLF added.
126
 
127
        * src/var_misc.c: Use those macros.
128
 
129
2001-09-24  Jesper Skov  
130
 
131
        * cdl/hal_sh_sh4.cdl: Disable cache on 7750. Doesn't work
132
        properly.
133
 
134
2001-09-12  Jesper Skov  
135
 
136
        * include/var_intr.h (CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF):
137
        Provide default version.
138
 
139
2001-08-08  Jesper Skov  
140
 
141
        * include/mod_7750.h: Don't use UBC as handling of it is broken.
142
 
143
2001-07-26  Jesper Skov  
144
 
145
        * include/var_cache.h: Define flash cache macros that also disable
146
        instruction cache. Not at all clear to me why it should make a
147
        difference, but it does.
148
 
149
        * src/var_misc.c (cyg_var_enable_caches): Don't allow caches to be
150
        enabled when the flash IO driver has been included. This is a
151
        temporary workaround for an unidentified caching problem.
152
        (cyg_var_enable_caches): Enabled again.
153
 
154
        * include/var_cache.h: Fix cache enabled query macros.
155
 
156
2001-07-25  Jesper Skov  
157
 
158
        * include/var_intr.h: Define CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF
159
        if the platform didn't.
160
 
161
2001-07-24  Jesper Skov  
162
 
163
        * src/var_misc.c: Allow platform to handle IRL vectors.
164
 
165
2001-07-18  Jesper Skov  
166
 
167
        * src/var_misc.c (cyg_var_enable_caches): Small hack to prevent
168
        ethernet connection to be lost in RAM applications when started
169
        from a ROM monitor.
170
 
171
2001-07-17  Jesper Skov  
172
 
173
        * cdl/hal_sh_sh4.cdl: Allow caching.
174
 
175
        * include/mod_regs_intc.h (CYGARC_REG_ICR_INIT): Revert
176
        CYGHWR_HAL_SH_IRQ_USE_IRQLVL sense.
177
 
178
        * include/variant.inc: Fix alignment bug.
179
 
180
        * include/mod_regs_ubc.h: Compile when UBC disabled.
181
 
182
2001-07-17  Jesper Skov  
183
 
184
        * include/variant.inc: Fix ICR init, add IPRD init.
185
        * include/var_intr.h: Added IRL vectors.
186
        * include/mod_regs_intc.c: Added IPRD definitions.
187
        * src/var_misc.c (hal_interrupt_update_level): Handle IRPD
188
        vectors.
189
 
190
2001-07-16  Jesper Skov  
191
 
192
        * src/var_misc.c (hal_interrupt_update_level): Fix typo.
193
 
194
        * include/variant.inc: Added ICR initialization.
195
 
196
        * include/mod_regs_intc.h: Added ICR definitions.
197
 
198
        * cdl/hal_sh_sh4.cdl: Interrupt option cleanup.
199
 
200
        * include/mod_regs_bsc.h: Added some BCR1 and MCR register bit
201
        definitions. Deleted wrong register definitions.
202
 
203
        * src/pcic.c (cyg_hal_sh_pcic_pci_init): Set PCIC MCR
204
        register. Set BCR1 master flag. Set PCI cache line size.
205
 
206
2001-07-13  Jesper Skov  
207
 
208
        * include/mod_regs_bsc.h: Removed SDMR2 definition - it is
209
        platform specific.
210
 
211
2001-07-10  Jesper Skov  
212
 
213
        * include/mod_7750.h: define intc macro.
214
 
215
        * src/var_misc.c: Added handling of INTR00 vectors.
216
        * include/mod_regs_intc.h: Added INTR00 definitions.
217
 
218
        * include/var_regs.h: Include pcic when appropriate.
219
        * include/mod_7751.h (CYGARC_SH_MOD_PCIC): Define.
220
        * include/mod_regs_pcic.h: Added.
221
        * src/pcic.c: Added. Fix typo.
222
 
223
2001-07-09  Jesper Skov  
224
 
225
        * include/mod_regs_ubc.h: Ignore ASID when stepping.
226
 
227
        * include/mod_7750.h: Fix DCAC address top.
228
 
229
        * src/variant.S: Let all cache functions delay for 8 nops before
230
        returning.
231
 
232
        * include/mod_regs_bsc.h: Added more registers.
233
 
234
        * cdl/hal_sh_sh4.cdl: Tweak options, add options for interrupts
235
        and cache settings.
236
        Add support for 7751.
237
        * include/mod_7751.h: Added.
238
 
239
2001-05-29  Jesper Skov  
240
 
241
        * include/var_io.h: Added. Includes plf_io.h
242
 
243
2001-03-12  Jonathan Larmour  
244
 
245
        * src/var_misc.c: Ensure case ranges have spaces around identifiers
246
        to allow correct parsing by compiler.
247
 
248
2001-02-28  Jesper Skov  
249
 
250
        * src/variant.S (cyg_hal_dcache_enable, cyg_hal_icache_enable):
251
        Write ORed value, not just the enable bit.
252
        * include/var_cache.h: Fix various macro typos.
253
        Fixes from Ryouzaburou Suzuki 
254
 
255
2001-02-26  Jesper Skov  
256
 
257
        * include/mod_regs_ser.h: Add a couple of zeroes to SCIF clear
258
        masks (for looks - no semantic change).
259
 
260
2001-02-02  Jesper Skov  
261
 
262
        * cdl/hal_sh_sh4.cdl: Added baud rate option.
263
 
264
        * src/sh4_scif.c (cyg_hal_plf_scif_init_channel): Use specified
265
        baud rate.
266
 
267
2001-01-31  Jesper Skov  
268
 
269
        * include/sh4_scif.h: Separate exported API from definitions used
270
        in the driver.
271
        * src/sh4_scif.c: Request private definitions.
272
 
273
2001-01-26  Jesper Skov  
274
 
275
        * src/sh4_sci.c: Removed CYGSEM_HAL_VIRTUAL_VECTOR_DIAG check.
276
        * src/sh4_scif.c: Same.
277
 
278
2001-01-18  Jesper Skov  
279
 
280
        Case 105302
281
        * src/var_misc.c: Separate interrupt level and mask controls.
282
        * src/variant.S: Include cyg_hal_ILVL_table and
283
        cyg_hal_IMASK_table.
284
 
285
2000-11-22  Jesper Skov  
286
 
287
        * src/variant.S: Mangle symbols.
288
        * include/variant.inc: Same.
289
 
290
2000-11-20  Jesper Skov  
291
 
292
        * include/mod_regs_ser.h (CYGARC_SCBRR_N): Reduce rounding error.
293
 
294
2000-11-09  Jesper Skov  
295
 
296
        * include/mod_regs_ubc.h: Correct definitions.
297
 
298
        * include/mod_7750.h (CYGARC_SH_MOD_UBC): Defined.
299
 
300
        * cdl/hal_sh_sh4.cdl: Disable cache for now.
301
 
302
2000-11-01  Jesper Skov  
303
 
304
        * Many changes to bring the variant HAL up to date with the later
305
        SH arch HAL changes. Rewrote caching code to handle the split
306
        cache.
307
 
308
2000-08-16  Haruki Kashiwaya  
309
 
310
        * Set up directory structure.
311
 
312
2000-04-18  Ryozaburo Suzuki  
313
 
314
        * Contributed sources for the CqREEK/SH-4 platform.
315
 
316
//===========================================================================
317
// ####GPLCOPYRIGHTBEGIN####
318
// -------------------------------------------
319
// This file is part of eCos, the Embedded Configurable Operating System.
320
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
321
//
322
// This program is free software; you can redistribute it and/or modify
323
// it under the terms of the GNU General Public License as published by
324
// the Free Software Foundation; either version 2 or (at your option) any
325
// later version.
326
//
327
// This program is distributed in the hope that it will be useful, but
328
// WITHOUT ANY WARRANTY; without even the implied warranty of
329
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
330
// General Public License for more details.
331
//
332
// You should have received a copy of the GNU General Public License
333
// along with this program; if not, write to the
334
// Free Software Foundation, Inc., 51 Franklin Street,
335
// Fifth Floor, Boston, MA  02110-1301, USA.
336
// -------------------------------------------
337
// ####GPLCOPYRIGHTEND####
338
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.