OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh4/] [current/] [include/] [mod_regs_cac.h] - Blame information for rev 786

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//=============================================================================
2
//
3
//      mod_regs_cac.h
4
//
5
//      CAC (cache) Module register definitions
6
//
7
//=============================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//=============================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   jskov
43
// Contributors:jskov, nickg
44
// Date:        2000-10-30
45
//              
46
//####DESCRIPTIONEND####
47
//
48
//=============================================================================
49
 
50
// Besides the below, cache sizes are defined in the CPU variant module
51
// headers (mod_77xx.h).
52
 
53
//--------------------------------------------------------------------------
54
// Cache registers
55
#define CYGARC_REG_CCR                  0xFF00001C
56
 
57
#define CYGARC_REG_CCR_IIX              0x00008000  // IC index enable
58
#define CYGARC_REG_CCR_ICI              0x00000800  // IC invalidation
59
#define CYGARC_REG_CCR_ICE              0x00000100  // IC Enable
60
#define CYGARC_REG_CCR_OIX              0x00000080  // OC index enable
61
#define CYGARC_REG_CCR_ORA              0x00000020  // OC RAM enable
62
#define CYGARC_REG_CCR_OCI              0x00000008  // OC Invalidation
63
#define CYGARC_REG_CCR_CB               0x00000004  // Copy-Back enable
64
#define CYGARC_REG_CCR_WT               0x00000002  // Write Through enable
65
#define CYGARC_REG_CCR_OCE              0x00000001  // OC Enable
66
 
67
#ifdef CYGPKG_HAL_SH_202
68
#define CYGARC_REG_CCR_EMODE            0x80000000  // Enhanced mode
69
#else
70
#define CYGARC_REG_CCR_EMODE            0x00000000  // No enhanced mode
71
#endif
72
 
73
#define CYGARC_REG_CCR_CE               0x00000101  // IC, OC Enable
74
#define CYGARC_REG_CCR_CF               0x00000808  // IC, OC Invalidation
75
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.