OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-3.0/] [packages/] [hal/] [sh/] [sh4/] [current/] [include/] [mod_regs_ubc.h] - Blame information for rev 817

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 786 skrzyp
//=============================================================================
2
//
3
//      mod_regs_ubc.h
4
//
5
//      UBC (user break controller) Module register definitions
6
//
7
//=============================================================================
8
// ####ECOSGPLCOPYRIGHTBEGIN####                                            
9
// -------------------------------------------                              
10
// This file is part of eCos, the Embedded Configurable Operating System.   
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under    
14
// the terms of the GNU General Public License as published by the Free     
15
// Software Foundation; either version 2 or (at your option) any later      
16
// version.                                                                 
17
//
18
// eCos is distributed in the hope that it will be useful, but WITHOUT      
19
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or    
20
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License    
21
// for more details.                                                        
22
//
23
// You should have received a copy of the GNU General Public License        
24
// along with eCos; if not, write to the Free Software Foundation, Inc.,    
25
// 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.            
26
//
27
// As a special exception, if other files instantiate templates or use      
28
// macros or inline functions from this file, or you compile this file      
29
// and link it with other works to produce a work based on this file,       
30
// this file does not by itself cause the resulting work to be covered by   
31
// the GNU General Public License. However the source code for this file    
32
// must still be made available in accordance with section (3) of the GNU   
33
// General Public License v2.                                               
34
//
35
// This exception does not invalidate any other reasons why a work based    
36
// on this file might be covered by the GNU General Public License.         
37
// -------------------------------------------                              
38
// ####ECOSGPLCOPYRIGHTEND####                                              
39
//=============================================================================
40
//#####DESCRIPTIONBEGIN####
41
//
42
// Author(s):   jskov
43
// Contributors:jskov
44
// Date:        2000-10-30
45
//              
46
//####DESCRIPTIONEND####
47
//
48
//=============================================================================
49
 
50
//--------------------------------------------------------------------------
51
// User Break Control
52
#define CYGARC_REG_BARA                 0xFF200000 // 32 bit
53
#define CYGARC_REG_BAMRA                0xFF200004 // 8 bit
54
#define CYGARC_REG_BBRA                 0xFF200008 // 16 bit
55
#define CYGARC_REG_BARB                 0xFF20000C // 32 bit
56
#define CYGARC_REG_BAMRB                0xFF200010 // 8 bit
57
 
58
#define CYGARC_REG_BBRB                 0xFF200014 // 16 bit
59
#define CYGARC_REG_BDRB                 0xFF200018 // 32 bit
60
#define CYGARC_REG_BDMRB                0xFF20001C // 32 bit
61
 
62
#define CYGARC_REG_BRCR                 0xFF200020 // 16 bit
63
 
64
 
65
#define CYGARC_REG_BRCR_CMFA            0x8000 // condition match flag A
66
#define CYGARC_REG_BRCR_CMFB            0x4000 // condition match flag B
67
#define CYGARC_REG_BRCR_PCBA            0x0400 // post execute channel A
68
#define CYGARC_REG_BRCR_DBEB            0x0080 // data break enable B
69
#define CYGARC_REG_BRCR_PCBB            0x0040 // post execute channel B
70
#define CYGARC_REG_BRCR_SEQ             0x0008 // sequence condition select
71
#define CYGARC_REG_BRCR_UBDE            0x0001 // User Break Debug Enable
72
#define CYGARC_REG_BRCR_ONE_STEP        (CYGARC_REG_BRCR_PCBA)
73
 
74
#if defined(CYGARC_SH_MOD_UBC) && (CYGARC_SH_MOD_UBC == 1)
75
#define CYGARC_REG_BAMRA_BASMA          0x04   // BASRA masked
76
#define CYGARC_REG_BAMRA_BARA_10BIT     0x01   // Lowest 10 bit masked
77
#define CYGARC_REG_BAMRA_BARA_12BIT     0x02   // Lowest 12 bit masked
78
#define CYGARC_REG_BAMRA_BARA_MASKED    0x03   // All bits masked
79
#define CYGARC_REG_BAMRA_BARA_16BIT     0x08   // Lowest 16 bit masked
80
#define CYGARC_REG_BAMRA_BARA_20BIT     0x09   // Lowest 20 bit masked
81
 
82
#define CYGARC_REG_BAMRA_BARA_UNMASKED  (0x00|CYGARC_REG_BAMRA_BASMA)   // BARA not masked, ignore ASID
83
 
84
#else
85
// mask is fully configurable in other versions of the UBC
86
#endif
87
 
88
#define CYGARC_REG_BBRA_DFETCH          0x0020 // Break on DFETCH
89
#define CYGARC_REG_BBRA_IFETCH          0x0010 // Break on IFETCH
90
#define CYGARC_REG_BBRA_WRITE           0x0008 // Break on WRITE
91
#define CYGARC_REG_BBRA_READ            0x0004 // Break on READ
92
#define CYGARC_REG_BBRA_SIZE_QUAD       0x0040 // Break on quad word access
93
#define CYGARC_REG_BBRA_SIZE_LONG       0x0003 // Break on long word access
94
#define CYGARC_REG_BBRA_SIZE_WORD       0x0002 // Break on word access
95
#define CYGARC_REG_BBRA_SIZE_BYTE       0x0001 // Break on byte access
96
#define CYGARC_REG_BBRA_SIZE_ANY        0x0000 // Break on any size

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.