1 |
786 |
skrzyp |
#ifndef CYGONCE_HAL_VAR_INTR_H
|
2 |
|
|
#define CYGONCE_HAL_VAR_INTR_H
|
3 |
|
|
|
4 |
|
|
//==========================================================================
|
5 |
|
|
//
|
6 |
|
|
// var_intr.h
|
7 |
|
|
//
|
8 |
|
|
// SH4 Interrupt and clock support
|
9 |
|
|
//
|
10 |
|
|
//==========================================================================
|
11 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
12 |
|
|
// -------------------------------------------
|
13 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
14 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
|
15 |
|
|
//
|
16 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
17 |
|
|
// the terms of the GNU General Public License as published by the Free
|
18 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
19 |
|
|
// version.
|
20 |
|
|
//
|
21 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
22 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
23 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
24 |
|
|
// for more details.
|
25 |
|
|
//
|
26 |
|
|
// You should have received a copy of the GNU General Public License
|
27 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
28 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
29 |
|
|
//
|
30 |
|
|
// As a special exception, if other files instantiate templates or use
|
31 |
|
|
// macros or inline functions from this file, or you compile this file
|
32 |
|
|
// and link it with other works to produce a work based on this file,
|
33 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
34 |
|
|
// the GNU General Public License. However the source code for this file
|
35 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
36 |
|
|
// General Public License v2.
|
37 |
|
|
//
|
38 |
|
|
// This exception does not invalidate any other reasons why a work based
|
39 |
|
|
// on this file might be covered by the GNU General Public License.
|
40 |
|
|
// -------------------------------------------
|
41 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
42 |
|
|
//==========================================================================
|
43 |
|
|
//#####DESCRIPTIONBEGIN####
|
44 |
|
|
//
|
45 |
|
|
// Author(s): jskov
|
46 |
|
|
// Contributors: jskov,
|
47 |
|
|
// Date: 1999-04-24
|
48 |
|
|
// Purpose: Define Interrupt support
|
49 |
|
|
// Description: The macros defined here provide the HAL APIs for handling
|
50 |
|
|
// interrupts and the clock.
|
51 |
|
|
//
|
52 |
|
|
// Usage:
|
53 |
|
|
// #include <cyg/hal/hal_intr.h>
|
54 |
|
|
// ...
|
55 |
|
|
//
|
56 |
|
|
//
|
57 |
|
|
//####DESCRIPTIONEND####
|
58 |
|
|
//
|
59 |
|
|
//==========================================================================
|
60 |
|
|
|
61 |
|
|
#include <pkgconf/hal.h>
|
62 |
|
|
#include CYGBLD_HAL_CPU_MODULES_H // INTC module selection
|
63 |
|
|
|
64 |
|
|
// More include statements below. First part of this file must be
|
65 |
|
|
// usable for both assembly and C files, so only use defines here.
|
66 |
|
|
|
67 |
|
|
//--------------------------------------------------------------------------
|
68 |
|
|
// Optional platform overrides and fallbacks
|
69 |
|
|
#include <cyg/hal/plf_intr.h>
|
70 |
|
|
|
71 |
|
|
#ifndef CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF
|
72 |
|
|
# define CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF(vec, level) \
|
73 |
|
|
case CYGNUM_HAL_INTERRUPT_NMI: \
|
74 |
|
|
/* fall through */ \
|
75 |
|
|
case CYGNUM_HAL_INTERRUPT_LVL0 ... CYGNUM_HAL_INTERRUPT_LVL14: \
|
76 |
|
|
/* Cannot change levels */ \
|
77 |
|
|
break;
|
78 |
|
|
#endif
|
79 |
|
|
|
80 |
|
|
#ifndef CYGPRI_HAL_INTERRUPT_ACKNOWLEDGE_PLF
|
81 |
|
|
# define CYGPRI_HAL_INTERRUPT_ACKNOWLEDGE_PLF(vec)
|
82 |
|
|
#endif
|
83 |
|
|
|
84 |
|
|
#ifndef CYGPRI_HAL_INTERRUPT_CONFIGURE_PLF
|
85 |
|
|
# define CYGPRI_HAL_INTERRUPT_CONFIGURE_PLF(vec, level, up)
|
86 |
|
|
#endif
|
87 |
|
|
|
88 |
|
|
//--------------------------------------------------------------------------
|
89 |
|
|
// Additional SH4 exception vectors.
|
90 |
|
|
// These are identified with event values 0x800 and 0x820, so we need to
|
91 |
|
|
// extend the decode macros accordingly. Performance wise it's not an
|
92 |
|
|
// issue - these are exceptions, not interrupts. No critical fast path.
|
93 |
|
|
#define CYGNUM_HAL_VECTOR_FPU_EXCEPTION 9 // FPU exception
|
94 |
|
|
#define CYGNUM_HAL_VECTOR_TLB_MUTI_HIT 10 // mutible TLB hit
|
95 |
|
|
#define CYGNUM_HAL_VECTOR_FPU_DISABLE 17
|
96 |
|
|
#define CYGNUM_HAL_VECTOR_SLOT_FPU_DISABLE 18
|
97 |
|
|
|
98 |
|
|
#define CYG_VECTOR_IS_INTERRUPT(v) \
|
99 |
|
|
((CYGNUM_HAL_VECTOR_INSTRUCTION_BP < (v)) && ((v) < CYGNUM_HAL_VECTOR_FPU_DISABLE))
|
100 |
|
|
|
101 |
|
|
#define CYGNUM_HAL_VSR_MAX CYGNUM_HAL_VECTOR_SLOT_FPU_DISABLE
|
102 |
|
|
|
103 |
|
|
#define CYGNUM_HAL_VSR_EXCEPTION_COUNT (CYGNUM_HAL_VSR_MAX-CYGNUM_HAL_VECTOR_POWERON+1)
|
104 |
|
|
|
105 |
|
|
#define CYGNUM_HAL_INTERRUPT_RESERVED_5C0 32
|
106 |
|
|
#define CYGNUM_HAL_INTERRUPT_RESERVED_5E0 33
|
107 |
|
|
#define CYGNUM_HAL_INTERRUPT_HUDI 34
|
108 |
|
|
#define CYGNUM_HAL_INTERRUPT_GPIO 35
|
109 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMAC_DMTE0 36
|
110 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMAC_DMTE1 37
|
111 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMAC_DMTE2 38
|
112 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMAC_DMTE3 39
|
113 |
|
|
#define CYGNUM_HAL_INTERRUPT_DMAC_DMAE 40
|
114 |
|
|
#define CYGNUM_HAL_INTERRUPT_RESERVED_6E0 41
|
115 |
|
|
#define CYGNUM_HAL_INTERRUPT_SCIF_ERI 42
|
116 |
|
|
#define CYGNUM_HAL_INTERRUPT_SCIF_RXI 43
|
117 |
|
|
#define CYGNUM_HAL_INTERRUPT_SCIF_BRI 44
|
118 |
|
|
#define CYGNUM_HAL_INTERRUPT_SCIF_TXI 45
|
119 |
|
|
|
120 |
|
|
#define CYGNUM_HAL_ISR_MAX CYGNUM_HAL_INTERRUPT_SCIF_TXI
|
121 |
|
|
|
122 |
|
|
#if (CYGARC_SH_MOD_INTC == 2)
|
123 |
|
|
|
124 |
|
|
#ifndef CYGHWR_HAL_SH_IRQ_USE_IRQLVL
|
125 |
|
|
# define CYGNUM_HAL_INTERRUPT_IRL0 CYGNUM_HAL_INTERRUPT_LVL2
|
126 |
|
|
# define CYGNUM_HAL_INTERRUPT_IRL1 CYGNUM_HAL_INTERRUPT_LVL5
|
127 |
|
|
# define CYGNUM_HAL_INTERRUPT_IRL2 CYGNUM_HAL_INTERRUPT_LVL8
|
128 |
|
|
# define CYGNUM_HAL_INTERRUPT_IRL3 CYGNUM_HAL_INTERRUPT_LVL11
|
129 |
|
|
#endif
|
130 |
|
|
|
131 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCISERR 66
|
132 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIDMA3 67
|
133 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIDMA2 68
|
134 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIDMA1 69
|
135 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIDMA0 70
|
136 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIPWON 71
|
137 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIPWDWN 72
|
138 |
|
|
#define CYGNUM_HAL_INTERRUPT_PCIERR 73
|
139 |
|
|
|
140 |
|
|
#define CYGNUM_HAL_INTERRUPT_TUNI3 74
|
141 |
|
|
#define CYGNUM_HAL_INTERRUPT_TUNI4 78
|
142 |
|
|
|
143 |
|
|
#undef CYGNUM_HAL_ISR_MAX
|
144 |
|
|
#define CYGNUM_HAL_ISR_MAX CYGNUM_HAL_INTERRUPT_TUNI4
|
145 |
|
|
#endif // (CYGARC_SH_MOD_INTC == 2)
|
146 |
|
|
|
147 |
|
|
// Exception vectors. These are the values used when passed out to an
|
148 |
|
|
// external exception handler using cyg_hal_deliver_exception()
|
149 |
|
|
|
150 |
|
|
// These are in addition to the exceptions defined by the architecture.
|
151 |
|
|
|
152 |
|
|
#define CYGNUM_HAL_EXCEPTION_FPU_EXCEPTION 9 // fpu exception
|
153 |
|
|
#define CYGNUM_HAL_EXCEPTION_TLB_MULTI_HIT 10 // TLB multi hit exception
|
154 |
|
|
#define CYGNUM_HAL_EXCEPTION_FPU_DISABLE 17
|
155 |
|
|
#define CYGNUM_HAL_EXCEPTION_SLOT_FPU_DISABLE 18
|
156 |
|
|
|
157 |
|
|
#define CYGNUM_HAL_EXCEPTION_MIN CYGNUM_HAL_EXCEPTION_POWERON
|
158 |
|
|
#define CYGNUM_HAL_EXCEPTION_MAX CYGNUM_HAL_EXCEPTION_SLOT_FPU_DISABLE
|
159 |
|
|
|
160 |
|
|
|
161 |
|
|
// The vector used by the Real time clock
|
162 |
|
|
#define CYGNUM_HAL_INTERRUPT_RTC CYGNUM_HAL_INTERRUPT_TMU0_TUNI0
|
163 |
|
|
|
164 |
|
|
//--------------------------------------------------------------------------
|
165 |
|
|
#endif // ifndef CYGONCE_HAL_VAR_INTR_H
|
166 |
|
|
// End of hal_intr.h
|