| 1 |
786 |
skrzyp |
#ifndef CYGONCE_HAL_VAR_REGS_H
|
| 2 |
|
|
#define CYGONCE_HAL_VAR_REGS_H
|
| 3 |
|
|
//=============================================================================
|
| 4 |
|
|
//
|
| 5 |
|
|
// var_regs.h
|
| 6 |
|
|
//
|
| 7 |
|
|
// SH4 CPU definitions
|
| 8 |
|
|
//
|
| 9 |
|
|
//=============================================================================
|
| 10 |
|
|
// ####ECOSGPLCOPYRIGHTBEGIN####
|
| 11 |
|
|
// -------------------------------------------
|
| 12 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 13 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.
|
| 14 |
|
|
//
|
| 15 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 16 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 17 |
|
|
// Software Foundation; either version 2 or (at your option) any later
|
| 18 |
|
|
// version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT
|
| 21 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License
|
| 26 |
|
|
// along with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use
|
| 30 |
|
|
// macros or inline functions from this file, or you compile this file
|
| 31 |
|
|
// and link it with other works to produce a work based on this file,
|
| 32 |
|
|
// this file does not by itself cause the resulting work to be covered by
|
| 33 |
|
|
// the GNU General Public License. However the source code for this file
|
| 34 |
|
|
// must still be made available in accordance with section (3) of the GNU
|
| 35 |
|
|
// General Public License v2.
|
| 36 |
|
|
//
|
| 37 |
|
|
// This exception does not invalidate any other reasons why a work based
|
| 38 |
|
|
// on this file might be covered by the GNU General Public License.
|
| 39 |
|
|
// -------------------------------------------
|
| 40 |
|
|
// ####ECOSGPLCOPYRIGHTEND####
|
| 41 |
|
|
//=============================================================================
|
| 42 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 43 |
|
|
//
|
| 44 |
|
|
// Author(s): jskov
|
| 45 |
|
|
// Contributors:Ryozaburo Suzuki, nickg
|
| 46 |
|
|
// Date: 2000-04-18
|
| 47 |
|
|
// Purpose: Define CPU memory mapped registers etc.
|
| 48 |
|
|
// Usage: Included via the acrhitecture register header:
|
| 49 |
|
|
// #include <cyg/hal/sh_regs.h>
|
| 50 |
|
|
// Notes:
|
| 51 |
|
|
// This file describes registers for on-core modules found in all
|
| 52 |
|
|
// the SH4 CPUs supported by the HAL. For each CPU is defined a
|
| 53 |
|
|
// module specification file (mod_<CPU model number>.h) which lists
|
| 54 |
|
|
// modules (and their version if applicable) included in that
|
| 55 |
|
|
// particular CPU model. Note that the versioning is ad hoc;
|
| 56 |
|
|
// it doesn't reflect Hitachi internal versioning in any way.
|
| 57 |
|
|
//
|
| 58 |
|
|
//####DESCRIPTIONEND####
|
| 59 |
|
|
//
|
| 60 |
|
|
|
| 61 |
|
|
// Find out which modules are supported by the chosen CPU
|
| 62 |
|
|
#include <pkgconf/system.h>
|
| 63 |
|
|
#include CYGBLD_HAL_CPU_MODULES_H
|
| 64 |
|
|
|
| 65 |
|
|
//==========================================================================
|
| 66 |
|
|
// CPU Definitions
|
| 67 |
|
|
//==========================================================================
|
| 68 |
|
|
|
| 69 |
|
|
//--------------------------------------------------------------------------
|
| 70 |
|
|
// Status register
|
| 71 |
|
|
#define CYGARC_REG_SR_MD 0x40000000
|
| 72 |
|
|
#define CYGARC_REG_SR_RB 0x20000000
|
| 73 |
|
|
#define CYGARC_REG_SR_BL 0x10000000
|
| 74 |
|
|
#define CYGARC_REG_SR_M 0x00000200
|
| 75 |
|
|
#define CYGARC_REG_SR_Q 0x00000100
|
| 76 |
|
|
#define CYGARC_REG_SR_IMASK 0x000000f0
|
| 77 |
|
|
#define CYGARC_REG_SR_I3 0x00000080
|
| 78 |
|
|
#define CYGARC_REG_SR_I2 0x00000040
|
| 79 |
|
|
#define CYGARC_REG_SR_I1 0x00000020
|
| 80 |
|
|
#define CYGARC_REG_SR_I0 0x00000010
|
| 81 |
|
|
#define CYGARC_REG_SR_S 0x00000002
|
| 82 |
|
|
#define CYGARC_REG_SR_T 0x00000001
|
| 83 |
|
|
#define CYGARC_REG_SR_FD 0x00008000
|
| 84 |
|
|
|
| 85 |
|
|
//--------------------------------------------------------------------------
|
| 86 |
|
|
// FPSCR register initial value
|
| 87 |
|
|
|
| 88 |
|
|
#define CYG_FPSCR 0x000C0000
|
| 89 |
|
|
|
| 90 |
|
|
//==========================================================================
|
| 91 |
|
|
// Module Definitions
|
| 92 |
|
|
//==========================================================================
|
| 93 |
|
|
|
| 94 |
|
|
#include <cyg/hal/mod_regs_bsc.h>
|
| 95 |
|
|
#include <cyg/hal/mod_regs_cac.h>
|
| 96 |
|
|
#include <cyg/hal/mod_regs_cpg.h>
|
| 97 |
|
|
#include <cyg/hal/mod_regs_intc.h>
|
| 98 |
|
|
#include <cyg/hal/mod_regs_mmu.h>
|
| 99 |
|
|
#include <cyg/hal/mod_regs_rtc.h>
|
| 100 |
|
|
#include <cyg/hal/mod_regs_ser.h>
|
| 101 |
|
|
#include <cyg/hal/mod_regs_tmu.h>
|
| 102 |
|
|
#include <cyg/hal/mod_regs_ubc.h>
|
| 103 |
|
|
|
| 104 |
|
|
#ifdef CYGPKG_HAL_SH_202
|
| 105 |
|
|
#include <cyg/hal/mod_regs_femi.h>
|
| 106 |
|
|
#include <cyg/hal/mod_regs_emi.h>
|
| 107 |
|
|
#endif
|
| 108 |
|
|
|
| 109 |
|
|
#ifdef CYGARC_SH_MOD_PCIC
|
| 110 |
|
|
#include <cyg/hal/mod_regs_pcic.h>
|
| 111 |
|
|
#endif
|
| 112 |
|
|
|
| 113 |
|
|
#endif // CYGONCE_HAL_VAR_REGS_H
|
